----------------------------------------------------------------------
-- BSDL Description for RM57L84xZWT --
-- Revised 19 May 2014 --
----------------------------------------------------------------------
-- Supported Devices: RM57L84xZWT --
----------------------------------------------------------------------
-- Created by : Texas Instruments Incorporated --
-- : Marley Morrell --
-- --
----------------------------------------------------------------------
-- --
-- IMPORTANT NOTICE
-- Texas Instruments Incorporated (TI) reserves the right to make
-- changes to its products or to discontinue any semiconductor
-- product or service without notice, and advises its customers to
-- obtain the latest version of the relevant information to
-- verify, before placing orders, that the information being
-- relied on is current.
-- TI warrants performance of its semiconductor products and
-- related software to the specifications applicable at the time
-- of sale in accordance with TI's standard warranty. Testing and
-- other quality control techniques are utilized to the extent TI
-- deems necessary to support this warranty. Specific testing of
-- all parameters of each device is not necessarily performed,
-- except those mandated by government requirements.
--
-- Certain applications using semiconductor devices may involve
-- potential risks of death, personal injury, or severe property
-- or environmental damage ("Critical Applications").
-- TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED,
-- AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN
-- LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER
-- CRITICAL APPLICATIONS.
-- Inclusion of TI products in such applications is understood
-- to be fully at the risk of the customer. Use of TI products
-- in such applications requires the written approval of an
-- appropriate TI officer. Questions concerning potential risk
-- applications should be directed to TI through a local SC sales
-- office.
-- In order to minimize risks associated with the customer's
-- applications, adequate design and operating safeguards should
-- be provided by the
-- customer to minimize inherent or procedural hazards.
--
-- TI assumes no liability for applications assistance, customer
-- product design, software performance, or infringement of
-- patents or services described herein. Nor does TI warrant or
-- represent that any license, either express or implied, is
-- granted under any patent right, copyright, mask work right, or
-- other intellectual property right of TI covering or relating
-- to any combination, machine, or process in which such
-- semiconductor products or services might be or are used.
-- Also see: Standard Terms and Conditions of Sale for Semiconductor --
-- Products. www.ti.com/sc/docs/stdterms.htm --
-- --
-- Mailing Address: --
-- --
-- Texas Instruments --
-- Post Office Box 655303 --
-- Dallas, Texas 75265 --
-- Copyright (c) 2012, Texas Instruments Incorporated --
-------------------------------------------------------------------
entity RM57L84xZWT is
-- This section identifies the default device package selected.
generic (PHYSICAL_PIN_MAP: string:= "ZWT_wRTCK");
-- This section declares all the ports in the design.
port (
NHET1_29 : inout bit;
NHET1_16 : inout bit;
GIOA_0 : inout bit;
GIOA_4 : inout bit;
LIN1RX : inout bit;
RSV1 : in bit;
NHET1_27 : inout bit;
DCAN1TX : inout bit;
NHET1_14 : inout bit;
ECLK1 : inout bit;
NHET1_17 : inout bit;
NHET1_26 : inout bit;
RSV2 : in bit;
RTCK : linkage bit;
TDI : in bit;
MIBSPI3NCS_2 : inout bit;
NHET1_22 : inout bit;
NHET1_12 : inout bit;
GIOA_5 : inout bit;
MIBSPI5NCS_1 : inout bit;
LIN1TX : inout bit;
RSV3 : inout bit;
RSV4 : inout bit;
DCAN1RX : inout bit;
NHET1_30 : inout bit;
NHET1_04 : inout bit;
NHET1_19 : inout bit;
nERROR : inout bit;
RSV5 : inout bit;
RSV6 : inout bit;
nRST : inout bit;
TCK : in bit;
GIOA_2 : inout bit;
GIOA_1 : inout bit;
MIBSPI3NCS_3 : inout bit;
EMIF_ADDR_06 : inout bit;
EMIF_ADDR_07 : inout bit;
EMIF_ADDR_08 : inout bit;
EMIF_ADDR_09 : inout bit;
EMIF_ADDR_10 : inout bit;
EMIF_ADDR_11 : inout bit;
EMIF_ADDR_12 : inout bit;
EMIF_ADDR_13 : inout bit;
EMIF_ADDR_14 : inout bit;
EMIF_ADDR_15 : inout bit;
EMIF_ADDR_17 : inout bit;
EMIF_ADDR_19 : inout bit;
EMIF_ADDR_20 : inout bit;
EMIF_ADDR_21 : inout bit;
TDO : out bit;
TMS : in bit;
NHET2_14 : inout bit;
NHET2_13 : inout bit;
NHET2_12 : inout bit;
EMIF_ADDR_00 : inout bit;
EMIF_ADDR_01 : inout bit;
NHET2_00 : inout bit;
NHET2_02 : inout bit;
NHET2_01 : inout bit;
eTPWM1A : inout bit;
eTPWM1B : inout bit;
NHET2_06 : inout bit;
NHET2_05 : inout bit;
NHET2_04 : inout bit;
EMIF_ADDR_16 : inout bit;
EMIF_ADDR_18 : inout bit;
EMIF_BA_1 : inout bit;
EMIF_nWE : inout bit;
nTRST : in bit;
NHET1_10 : inout bit;
GIOA_3 : inout bit;
NHET2_03 : inout bit;
NHET1_11 : inout bit;
MII_TXEN : inout bit;
ETMDATA_20 : inout bit;
ETMDATA_11 : inout bit;
ETMDATA_10 : inout bit;
ETMDATA_09 : inout bit;
ETMDATA_08 : inout bit;
ETMDATA_15 : inout bit;
ETMDATA_14 : inout bit;
ETMDATA_13 : inout bit;
ETMDATA_12 : inout bit;
ETMDATA_07 : inout bit;
ETMDATA_06 : inout bit;
MIBSPI5SIMO_1 : inout bit;
MIBSPI5SOMI_1 : inout bit;
NHET1_08 : inout bit;
MIBSPI5NCS_0 : inout bit;
GIOB_7 : inout bit;
GIOB_2 : inout bit;
MIBSPI1NCS_1 : inout bit;
MDIO : inout bit;
ETMDATA_21 : inout bit;
ETMDATA_05 : inout bit;
DMM_nENA : inout bit;
DMM_CLK : inout bit;
MIBSPI1CLK : inout bit;
MIBSPI1SIMO_0 : inout bit;
GIOB_4 : inout bit;
GIOB_5 : inout bit;
MIBSPI1NCS_2 : inout bit;
MII_TXD_3 : inout bit;
ETMDATA_22 : inout bit;
ETMDATA_04 : inout bit;
MIBSPI5SOMI_3 : inout bit;
MIBSPI5SIMO_3 : inout bit;
MIBSPI1SOMI_0 : inout bit;
MIBSPI1NENA : inout bit;
DCAN2RX : inout bit;
DCAN2TX : inout bit;
GIOA_6 : inout bit;
NHET1_21 : inout bit;
ETMDATA_03 : inout bit;
MIBSPI5SOMI_2 : inout bit;
MIBSPI5SIMO_2 : inout bit;
MIBSPI5NENA : inout bit;
MIBSPI5CLK : inout bit;
NHET1_18 : inout bit;
GIOB_6 : inout bit;
MIBSPI1NCS_3 : inout bit;
NHET1_23 : inout bit;
ETMDATA_02 : inout bit;
DMM_SYNC : inout bit;
NHET1_31 : inout bit;
MIBSPI5SOMI_0 : inout bit;
MIBSPI5SIMO_0 : inout bit;
OSCIN : linkage bit;
GIOB_1 : inout bit;
TIED_OFF_16 : inout bit;
NHET2_15 : inout bit;
ETMDATA_23 : inout bit;
ETMDATA_16 : inout bit;
NHET2_08 : inout bit;
EMIF_nCS_3 : inout bit;
NHET1_00 : inout bit;
NHET1_28 : inout bit;
EMIF_CKE : inout bit;
NHET2_16 : inout bit;
ETMDATA_24 : inout bit;
ETMDATA_17 : inout bit;
NHET2_09 : inout bit;
EMIF_nCS_2 : inout bit;
DMM_DATA_01 : inout bit;
DMM_DATA_00 : inout bit;
GIOA_7 : inout bit;
GIOB_0 : inout bit;
NHET1_25 : inout bit;
NHET2_17 : inout bit;
ETMDATA_25 : inout bit;
ETMDATA_18 : inout bit;
NHET2_10 : inout bit;
EMIF_nCS_4 : inout bit;
DCAN3TX : inout bit;
DCAN3RX : inout bit;
NHET1_15 : inout bit;
NHET1_13 : inout bit;
NHET2_07 : inout bit;
NHET2_18 : inout bit;
ETMDATA_26 : inout bit;
ETMDATA_19 : inout bit;
NHET2_11 : inout bit;
EMIF_nCS_0 : inout bit;
AD1EVT : inout bit;
NHET1_24 : inout bit;
NHET1_20 : inout bit;
EMIF_nWAIT : inout bit;
NHET2_19 : inout bit;
ETMDATA_27 : inout bit;
MII_TXD_1 : inout bit;
MIBSPI1NCS_0 : inout bit;
EMIF_nRAS : inout bit;
EMIF_nCAS : inout bit;
ETMDATA_28 : inout bit;
ETMDATA_29 : inout bit;
ETMDATA_30 : inout bit;
ETMDATA_31 : inout bit;
ETMTRACECLKIN : inout bit;
ETMTRACECLKOUT : inout bit;
ETMTRACECTL : inout bit;
ETMDATA_00 : inout bit;
ETMDATA_01 : inout bit;
NHET1_07 : inout bit;
MII_TXD_2 : inout bit;
MII_RXD_1 : in bit;
MII_RXCLK : inout bit;
NHET2_20 : inout bit;
NHET2_21 : inout bit;
NHET2_22 : inout bit;
NHET2_23 : inout bit;
MDCLK : inout bit;
AD2EVT : inout bit;
MIBSPI5NCS_3 : inout bit;
NHET1_03 : inout bit;
TEST : in bit;
MII_RXD_2 : in bit;
MII_RXD_0 : in bit;
MII_RX_ER : in bit;
MII_RX_DV : in bit;
MII_TX_CLK : inout bit;
MII_TXD_0 : inout bit;
MIBSPI1NCS_5 : inout bit;
MIBSPI1NCS_4 : inout bit;
NHET1_01 : inout bit;
MII_RXD_3 : in bit;
MII_CRS : in bit;
MIBSPI3NCS_1 : inout bit;
NHET1_05 : inout bit;
NHET1_09 : inout bit;
MIBSPI3SOMI : inout bit;
MIBSPI3CLK : inout bit;
MIBSPI3NCS_0 : inout bit;
NHET1_06 : inout bit;
MII_COL : in bit;
NHET1_02 : inout bit;
MIBSPI5NCS_2 : inout bit;
nPORRST : in bit;
MIBSPI3SIMO : inout bit;
MIBSPI3NENA : inout bit;
GIOB_3 : inout bit;
AD2IN_19 : linkage bit;
AD1IN_23 : linkage bit;
AD1IN_03 : linkage bit;
AD2IN_22 : linkage bit;
AD1IN_09 : linkage bit;
AD2IN_18 : linkage bit;
AD1IN_22 : linkage bit;
ADREFLO : linkage bit;
AD1IN_31 : linkage bit;
AD1IN_10 : linkage bit;
AD1IN_11 : linkage bit;
AD1IN_30 : linkage bit;
AD1IN_21 : linkage bit;
AD1IN_08 : linkage bit;
AD2IN_17 : linkage bit;
AD1IN_02 : linkage bit;
AD2IN_16 : linkage bit;
AD2IN_23 : linkage bit;
AD2IN_24 : linkage bit_vector(0 to 1);
AD1IN_29 : linkage bit;
AD1IN_28 : linkage bit;
AD1IN_25 : linkage bit;
AD1IN_26 : linkage bit;
AD1IN_27 : linkage bit;
AD1IN_07 : linkage bit;
AD1IN_18 : linkage bit;
AD1IN_19 : linkage bit;
AD2IN_21 : linkage bit;
AD1IN_06 : linkage bit;
FLTP1 : linkage bit;
AD1IN_20 : linkage bit;
OSCOUT : linkage bit;
AD1IN_00 : linkage bit;
AD1IN_15 : linkage bit;
ADREFHI : linkage bit;
AD1IN_14 : linkage bit;
AD1IN_01 : linkage bit;
AD1IN_13 : linkage bit;
AD1IN_24 : linkage bit;
AD1IN_04 : linkage bit;
AD1IN_12 : linkage bit;
AD2IN_20 : linkage bit;
FLTP2 : linkage bit;
AD1IN_16 : linkage bit;
AD1IN_05 : linkage bit;
AD1IN_17 : linkage bit;
VDD : linkage bit_vector(0 to 10);
VDD3VFL : linkage bit;
VDDA : linkage bit;
VDDPLL2 : linkage bit;
VDDSFL : linkage bit_vector(0 to 22);
VSS : linkage bit_vector(0 to 29);
KELVIN_GND : linkage bit;
VSSA : linkage bit_vector(0 to 1)
);
use STD_1149_1_2001.all;
attribute COMPONENT_CONFORMANCE of RM57L84xZWT: entity is "STD_1149_1_2001";
attribute PIN_MAP of RM57L84xZWT: entity is PHYSICAL_PIN_MAP;
-- This section specifies the pin map for each port.
constant ZWT_wRTCK: PIN_MAP_STRING :=
"NHET1_29 : A3," &
"NHET1_16 : A4," &
"GIOA_0 : A5," &
"GIOA_4 : A6," &
"LIN1RX : A7," &
"RSV1 : A8," &
"NHET1_27 : A9," &
"DCAN1TX : A10," &
"NHET1_14 : A11," &
"ECLK1 : A12," &
"NHET1_17 : A13," &
"NHET1_26 : A14," &
"RSV2 : A15," &
"RTCK : A16," &
"TDI : A17," &
"MIBSPI3NCS_2 : B2," &
"NHET1_22 : B3," &
"NHET1_12 : B4," &
"GIOA_5 : B5," &
"MIBSPI5NCS_1 : B6," &
"LIN1TX : B7," &
"RSV3 : B8," &
"RSV4 : B9," &
"DCAN1RX : B10," &
"NHET1_30 : B11," &
"NHET1_04 : B12," &
"NHET1_19 : B13," &
"nERROR : B14," &
"RSV5 : B15," &
"RSV6 : B16," &
"nRST : B17," &
"TCK : B18," &
"GIOA_2 : C1," &
"GIOA_1 : C2," &
"MIBSPI3NCS_3 : C3," &
"EMIF_ADDR_06 : C4," &
"EMIF_ADDR_07 : C5," &
"EMIF_ADDR_08 : C6," &
"EMIF_ADDR_09 : C7," &
"EMIF_ADDR_10 : C8," &
"EMIF_ADDR_11 : C9," &
"EMIF_ADDR_12 : C10," &
"EMIF_ADDR_13 : C11," &
"EMIF_ADDR_14 : C12," &
"EMIF_ADDR_15 : C13," &
"EMIF_ADDR_17 : C14," &
"EMIF_ADDR_19 : C15," &
"EMIF_ADDR_20 : C16," &
"EMIF_ADDR_21 : C17," &
"TDO : C18," &
"TMS : C19," &
"NHET2_14 : D1," &
"NHET2_13 : D2," &
"NHET2_12 : D3," &
"EMIF_ADDR_00 : D4," &
"EMIF_ADDR_01 : D5," &
"NHET2_00 : D6," &
"NHET2_02 : D7," &
"NHET2_01 : D8," &
"eTPWM1A : D9," &
"eTPWM1B : D10," &
"NHET2_06 : D11," &
"NHET2_05 : D12," &
"NHET2_04 : D13," &
"EMIF_ADDR_16 : D14," &
"EMIF_ADDR_18 : D15," &
"EMIF_BA_1 : D16," &
"EMIF_nWE : D17," &
"nTRST : D18," &
"NHET1_10 : D19," &
"GIOA_3 : E1," &
"NHET2_03 : E2," &
"NHET1_11 : E3," &
"MII_TXEN : E4," &
"ETMDATA_20 : E5," &
"ETMDATA_11 : E6," &
"ETMDATA_10 : E7," &
"ETMDATA_09 : E8," &
"ETMDATA_08 : E9," &
"ETMDATA_15 : E10," &
"ETMDATA_14 : E11," &
"ETMDATA_13 : E12," &
"ETMDATA_12 : E13," &
"ETMDATA_07 : E14," &
"ETMDATA_06 : E15," &
"MIBSPI5SIMO_1 : E16," &
"MIBSPI5SOMI_1 : E17," &
"NHET1_08 : E18," &
"MIBSPI5NCS_0 : E19," &
"GIOB_7 : F1," &
"GIOB_2 : F2," &
"MIBSPI1NCS_1 : F3," &
"MDIO : F4," &
"ETMDATA_21 : F5," &
"ETMDATA_05 : F15," &
"DMM_nENA : F16," &
"DMM_CLK : F17," &
"MIBSPI1CLK : F18," &
"MIBSPI1SIMO_0 : F19," &
"GIOB_4 : G1," &
"GIOB_5 : G2," &
"MIBSPI1NCS_2 : G3," &
"MII_TXD_3 : G4," &
"ETMDATA_22 : G5," &
"ETMDATA_04 : G15," &
"MIBSPI5SOMI_3 : G16," &
"MIBSPI5SIMO_3 : G17," &
"MIBSPI1SOMI_0 : G18," &
"MIBSPI1NENA : G19," &
"DCAN2RX : H1," &
"DCAN2TX : H2," &
"GIOA_6 : H3," &
"NHET1_21 : H4," &
"FLTP2 : H5," &
"ETMDATA_03 : H15," &
"MIBSPI5SOMI_2 : H16," &
"MIBSPI5SIMO_2 : H17," &
"MIBSPI5NENA : H18," &
"MIBSPI5CLK : H19," &
"NHET1_18 : J1," &
"GIOB_6 : J2," &
"MIBSPI1NCS_3 : J3," &
"NHET1_23 : J4," &
"FLTP1 : J5," &
"ETMDATA_02 : J15," &
"DMM_SYNC : J16," &
"NHET1_31 : J17," &
"MIBSPI5SOMI_0 : J18," &
"MIBSPI5SIMO_0 : J19," &
"OSCIN : K1," &
"GIOB_1 : K2," &
"TIED_OFF_16 : K3," &
"NHET2_15 : K4," &
"ETMDATA_23 : K5," &
"ETMDATA_16 : K15," &
"NHET2_08 : K16," &
"EMIF_nCS_3 : K17," &
"NHET1_00 : K18," &
"NHET1_28 : K19," &
"OSCOUT : L1," &
"EMIF_CKE : L3," &
"NHET2_16 : L4," &
"ETMDATA_24 : L5," &
"ETMDATA_17 : L15," &
"NHET2_09 : L16," &
"EMIF_nCS_2 : L17," &
"DMM_DATA_01 : L18," &
"DMM_DATA_00 : L19," &
"GIOA_7 : M1," &
"GIOB_0 : M2," &
"NHET1_25 : M3," &
"NHET2_17 : M4," &
"ETMDATA_25 : M5," &
"ETMDATA_18 : M15," &
"NHET2_10 : M16," &
"EMIF_nCS_4 : M17," &
"DCAN3TX : M18," &
"DCAN3RX : M19," &
"NHET1_15 : N1," &
"NHET1_13 : N2," &
"NHET2_07 : N3," &
"NHET2_18 : N4," &
"ETMDATA_26 : N5," &
"ETMDATA_19 : N15," &
"NHET2_11 : N16," &
"EMIF_nCS_0 : N17," &
"AD1IN_24 : N18," &
"AD1EVT : N19," &
"NHET1_24 : P1," &
"NHET1_20 : P2," &
"EMIF_nWAIT : P3," &
"NHET2_19 : P4," &
"ETMDATA_27 : P5," &
"AD1IN_27 : P15," &
"AD1IN_26 : P16," &
"AD1IN_25 : P17," &
"AD1IN_08 : P18," &
"AD1IN_15 : P19," &
"MII_TXD_1 : R1," &
"MIBSPI1NCS_0 : R2," &
"EMIF_nRAS : R3," &
"EMIF_nCAS : R4," &
"ETMDATA_28 : R5," &
"ETMDATA_29 : R6," &
"ETMDATA_30 : R7," &
"ETMDATA_31 : R8," &
"ETMTRACECLKIN : R9," &
"ETMTRACECLKOUT : R10," &
"ETMTRACECTL : R11," &
"ETMDATA_00 : R12," &
"ETMDATA_01 : R13," &
"AD1IN_29 : R14," &
"AD1IN_28 : R15," &
"AD1IN_23 : R16," &
"AD1IN_05 : R17," &
"AD1IN_14 : R18," &
"AD1IN_22 : R19," &
"NHET1_07 : T1," &
"MII_TXD_2 : T2," &
"MII_RXD_1 : T3," &
"MII_RXCLK : T4," &
"NHET2_20 : T5," &
"NHET2_21 : T6," &
"NHET2_22 : T7," &
"NHET2_23 : T8," &
"MDCLK : T9," &
"AD2EVT : T10," &
"AD2IN_20 : T11," &
"MIBSPI5NCS_3 : T12," &
"AD1IN_31 : T13," &
"AD1IN_30 : T14," &
"AD1IN_21 : T15," &
"AD1IN_12 : T16," &
"AD1IN_03 : T17," &
"AD1IN_13 : T18," &
"AD1IN_06 : T19," &
"NHET1_03 : U1," &
"TEST : U2," &
"MII_RXD_2 : U3," &
"MII_RXD_0 : U4," &
"MII_RX_ER : U5," &
"MII_RX_DV : U6," &
"MII_TX_CLK : U7," &
"MII_TXD_0 : U8," &
"MIBSPI1NCS_5 : U9," &
"MIBSPI1NCS_4 : U10," &
"AD2IN_21 : U11," &
"AD2IN_19 : U12," &
"AD1IN_17 : U13," &
"AD1IN_18 : U14," &
"AD1IN_20 : U15," &
"AD1IN_19 : U16," &
"AD1IN_10 : U17," &
"AD1IN_04 : U18," &
"AD1IN_11 : U19," &
"NHET1_01 : V2," &
"MII_RXD_3 : V3," &
"MII_CRS : V4," &
"MIBSPI3NCS_1 : V5," &
"NHET1_05 : V6," &
"NHET1_09 : V7," &
"MIBSPI3SOMI : V8," &
"MIBSPI3CLK : V9," &
"MIBSPI3NCS_0 : V10," &
"AD2IN_22 : V11," &
"AD2IN_18 : V12," &
"AD1IN_16 : V13," &
"AD1IN_07 : V14," &
"ADREFHI : V15," &
"ADREFLO : V16," &
"AD1IN_01 : V17," &
"AD1IN_02 : V18," &
"NHET1_06 : W3," &
"MII_COL : W4," &
"NHET1_02 : W5," &
"MIBSPI5NCS_2 : W6," &
"nPORRST : W7," &
"MIBSPI3SIMO : W8," &
"MIBSPI3NENA : W9," &
"GIOB_3 : W10," &
"AD2IN_23 : W11," &
"AD2IN_17 : W12," &
"AD2IN_16 : W13," &
"AD1IN_00 : W14," &
"AD1IN_09 : W17," &
"AD2IN_24 : (V19,W18)," &
"VDD : (F9,F10,H10,J14,K6,K8,K12,K14,L6,M10,P10)," &
"VDD3VFL : F8," &
"VDDA : W15," &
"VDDPLL2 : P11," &
"VDDSFL : (F6,F7,F11,F12,F13,F14,G6,G14,H6,H14,J6,L14,M6,M14,N6,N14,P6,P7,P8,P9,P12,P13,P14)," &
"VSS : (A1,A2,A18,A19,B1,B19,H8,H9,H11,H12,J8,J9,J10,J11,J12,K9,K10,K11,L8,L9,L10,L11,L12,M8,M9,M11,M12,V1,W1,W2)," &
"VSSA : (W16,W19)," &
"KELVIN_GND : L2";
constant ZWT_woRTCK: PIN_MAP_STRING :=
"NHET1_29 : A3," &
"NHET1_16 : A4," &
"GIOA_0 : A5," &
"GIOA_4 : A6," &
"LIN1RX : A7," &
"RSV1 : A8," &
"NHET1_27 : A9," &
"DCAN1TX : A10," &
"NHET1_14 : A11," &
"ECLK1 : A12," &
"NHET1_17 : A13," &
"NHET1_26 : A14," &
"RSV2 : A15," &
"RTCK : NC0," &
"TDI : A17," &
"MIBSPI3NCS_2 : B2," &
"NHET1_22 : B3," &
"NHET1_12 : B4," &
"GIOA_5 : B5," &
"MIBSPI5NCS_1 : B6," &
"LIN1TX : B7," &
"RSV3 : B8," &
"RSV4 : B9," &
"DCAN1RX : B10," &
"NHET1_30 : B11," &
"NHET1_04 : B12," &
"NHET1_19 : B13," &
"nERROR : B14," &
"RSV5 : B15," &
"RSV6 : B16," &
"nRST : B17," &
"TCK : B18," &
"GIOA_2 : C1," &
"GIOA_1 : C2," &
"MIBSPI3NCS_3 : C3," &
"EMIF_ADDR_06 : C4," &
"EMIF_ADDR_07 : C5," &
"EMIF_ADDR_08 : C6," &
"EMIF_ADDR_09 : C7," &
"EMIF_ADDR_10 : C8," &
"EMIF_ADDR_11 : C9," &
"EMIF_ADDR_12 : C10," &
"EMIF_ADDR_13 : C11," &
"EMIF_ADDR_14 : C12," &
"EMIF_ADDR_15 : C13," &
"EMIF_ADDR_17 : C14," &
"EMIF_ADDR_19 : C15," &
"EMIF_ADDR_20 : C16," &
"EMIF_ADDR_21 : C17," &
"TDO : C18," &
"TMS : C19," &
"NHET2_14 : D1," &
"NHET2_13 : D2," &
"NHET2_12 : D3," &
"EMIF_ADDR_00 : D4," &
"EMIF_ADDR_01 : D5," &
"NHET2_00 : D6," &
"NHET2_02 : D7," &
"NHET2_01 : D8," &
"eTPWM1A : D9," &
"eTPWM1B : D10," &
"NHET2_06 : D11," &
"NHET2_05 : D12," &
"NHET2_04 : D13," &
"EMIF_ADDR_16 : D14," &
"EMIF_ADDR_18 : D15," &
"EMIF_BA_1 : D16," &
"EMIF_nWE : D17," &
"nTRST : D18," &
"NHET1_10 : D19," &
"GIOA_3 : E1," &
"NHET2_03 : E2," &
"NHET1_11 : E3," &
"MII_TXEN : E4," &
"ETMDATA_20 : E5," &
"ETMDATA_11 : E6," &
"ETMDATA_10 : E7," &
"ETMDATA_09 : E8," &
"ETMDATA_08 : E9," &
"ETMDATA_15 : E10," &
"ETMDATA_14 : E11," &
"ETMDATA_13 : E12," &
"ETMDATA_12 : E13," &
"ETMDATA_07 : E14," &
"ETMDATA_06 : E15," &
"MIBSPI5SIMO_1 : E16," &
"MIBSPI5SOMI_1 : E17," &
"NHET1_08 : E18," &
"MIBSPI5NCS_0 : E19," &
"GIOB_7 : F1," &
"GIOB_2 : F2," &
"MIBSPI1NCS_1 : F3," &
"MDIO : F4," &
"ETMDATA_21 : F5," &
"ETMDATA_05 : F15," &
"DMM_nENA : F16," &
"DMM_CLK : F17," &
"MIBSPI1CLK : F18," &
"MIBSPI1SIMO_0 : F19," &
"GIOB_4 : G1," &
"GIOB_5 : G2," &
"MIBSPI1NCS_2 : G3," &
"MII_TXD_3 : G4," &
"ETMDATA_22 : G5," &
"ETMDATA_04 : G15," &
"MIBSPI5SOMI_3 : G16," &
"MIBSPI5SIMO_3 : G17," &
"MIBSPI1SOMI_0 : G18," &
"MIBSPI1NENA : G19," &
"DCAN2RX : H1," &
"DCAN2TX : H2," &
"GIOA_6 : H3," &
"NHET1_21 : H4," &
"FLTP2 : H5," &
"ETMDATA_03 : H15," &
"MIBSPI5SOMI_2 : H16," &
"MIBSPI5SIMO_2 : H17," &
"MIBSPI5NENA : H18," &
"MIBSPI5CLK : H19," &
"NHET1_18 : J1," &
"GIOB_6 : J2," &
"MIBSPI1NCS_3 : J3," &
"NHET1_23 : J4," &
"FLTP1 : J5," &
"ETMDATA_02 : J15," &
"DMM_SYNC : J16," &
"NHET1_31 : J17," &
"MIBSPI5SOMI_0 : J18," &
"MIBSPI5SIMO_0 : J19," &
"OSCIN : K1," &
"GIOB_1 : K2," &
"TIED_OFF_16 : K3," &
"NHET2_15 : K4," &
"ETMDATA_23 : K5," &
"ETMDATA_16 : K15," &
"NHET2_08 : K16," &
"EMIF_nCS_3 : K17," &
"NHET1_00 : K18," &
"NHET1_28 : K19," &
"OSCOUT : L1," &
"EMIF_CKE : L3," &
"NHET2_16 : L4," &
"ETMDATA_24 : L5," &
"ETMDATA_17 : L15," &
"NHET2_09 : L16," &
"EMIF_nCS_2 : L17," &
"DMM_DATA_01 : L18," &
"DMM_DATA_00 : L19," &
"GIOA_7 : M1," &
"GIOB_0 : M2," &
"NHET1_25 : M3," &
"NHET2_17 : M4," &
"ETMDATA_25 : M5," &
"ETMDATA_18 : M15," &
"NHET2_10 : M16," &
"EMIF_nCS_4 : M17," &
"DCAN3TX : M18," &
"DCAN3RX : M19," &
"NHET1_15 : N1," &
"NHET1_13 : N2," &
"NHET2_07 : N3," &
"NHET2_18 : N4," &
"ETMDATA_26 : N5," &
"ETMDATA_19 : N15," &
"NHET2_11 : N16," &
"EMIF_nCS_0 : N17," &
"AD1IN_24 : N18," &
"AD1EVT : N19," &
"NHET1_24 : P1," &
"NHET1_20 : P2," &
"EMIF_nWAIT : P3," &
"NHET2_19 : P4," &
"ETMDATA_27 : P5," &
"AD1IN_27 : P15," &
"AD1IN_26 : P16," &
"AD1IN_25 : P17," &
"AD1IN_08 : P18," &
"AD1IN_15 : P19," &
"MII_TXD_1 : R1," &
"MIBSPI1NCS_0 : R2," &
"EMIF_nRAS : R3," &
"EMIF_nCAS : R4," &
"ETMDATA_28 : R5," &
"ETMDATA_29 : R6," &
"ETMDATA_30 : R7," &
"ETMDATA_31 : R8," &
"ETMTRACECLKIN : R9," &
"ETMTRACECLKOUT : R10," &
"ETMTRACECTL : R11," &
"ETMDATA_00 : R12," &
"ETMDATA_01 : R13," &
"AD1IN_29 : R14," &
"AD1IN_28 : R15," &
"AD1IN_23 : R16," &
"AD1IN_05 : R17," &
"AD1IN_14 : R18," &
"AD1IN_22 : R19," &
"NHET1_07 : T1," &
"MII_TXD_2 : T2," &
"MII_RXD_1 : T3," &
"MII_RXCLK : T4," &
"NHET2_20 : T5," &
"NHET2_21 : T6," &
"NHET2_22 : T7," &
"NHET2_23 : T8," &
"MDCLK : T9," &
"AD2EVT : T10," &
"AD2IN_20 : T11," &
"MIBSPI5NCS_3 : T12," &
"AD1IN_31 : T13," &
"AD1IN_30 : T14," &
"AD1IN_21 : T15," &
"AD1IN_12 : T16," &
"AD1IN_03 : T17," &
"AD1IN_13 : T18," &
"AD1IN_06 : T19," &
"NHET1_03 : U1," &
"TEST : U2," &
"MII_RXD_2 : U3," &
"MII_RXD_0 : U4," &
"MII_RX_ER : U5," &
"MII_RX_DV : U6," &
"MII_TX_CLK : U7," &
"MII_TXD_0 : U8," &
"MIBSPI1NCS_5 : U9," &
"MIBSPI1NCS_4 : U10," &
"AD2IN_21 : U11," &
"AD2IN_19 : U12," &
"AD1IN_17 : U13," &
"AD1IN_18 : U14," &
"AD1IN_20 : U15," &
"AD1IN_19 : U16," &
"AD1IN_10 : U17," &
"AD1IN_04 : U18," &
"AD1IN_11 : U19," &
"NHET1_01 : V2," &
"MII_RXD_3 : V3," &
"MII_CRS : V4," &
"MIBSPI3NCS_1 : V5," &
"NHET1_05 : V6," &
"NHET1_09 : V7," &
"MIBSPI3SOMI : V8," &
"MIBSPI3CLK : V9," &
"MIBSPI3NCS_0 : V10," &
"AD2IN_22 : V11," &
"AD2IN_18 : V12," &
"AD1IN_16 : V13," &
"AD1IN_07 : V14," &
"ADREFHI : V15," &
"ADREFLO : V16," &
"AD1IN_01 : V17," &
"AD1IN_02 : V18," &
"NHET1_06 : W3," &
"MII_COL : W4," &
"NHET1_02 : W5," &
"MIBSPI5NCS_2 : W6," &
"nPORRST : W7," &
"MIBSPI3SIMO : W8," &
"MIBSPI3NENA : W9," &
"GIOB_3 : W10," &
"AD2IN_23 : W11," &
"AD2IN_17 : W12," &
"AD2IN_16 : W13," &
"AD1IN_00 : W14," &
"AD1IN_09 : W17," &
"AD2IN_24 : (V19,W18)," &
"VDD : (F9,F10,H10,J14,K6,K8,K12,K14,L6,M10,P10)," &
"VDD3VFL : F8," &
"VDDA : W15," &
"VDDPLL2 : P11," &
"VDDSFL : (F6,F7,F11,F12,F13,F14,G6,G14,H6,H14,J6,L14,M6,M14,N6,N14,P6,P7,P8,P9,P12,P13,P14)," &
"VSS : (A1,A2,A18,A19,B1,B19,H8,H9,H11,H12,J8,J9,J10,J11,J12,K9,K10,K11,L8,L9,L10,L11,L12,M8,M9,M11,M12,V1,W1,W2)," &
"VSSA : (W16,W19)," &
"KELVIN_GND : L2";
-- This section specifies the TAP ports. For the TAP TCK port, the parameters in
-- the brackets are:
-- First Field : Maximum TCK frequency.
-- Second Field: Allowable states TCK may be stopped in.
attribute TAP_SCAN_CLOCK of TCK : signal is (10.0e6, BOTH);
attribute TAP_SCAN_IN of TDI : signal is true;
attribute TAP_SCAN_MODE of TMS : signal is true;
attribute TAP_SCAN_OUT of TDO : signal is true;
attribute TAP_SCAN_RESET of nTRST: signal is true;
-- Specifies the compliance enable patterns for the design. It lists a set of
-- design ports and the values that they should be set to, in order to enable
-- compliance to IEEE Std 1149.1
attribute COMPLIANCE_PATTERNS of RM57L84xZWT: entity is
"(nPORRST, TEST) (10)";
-- Specifies the number of bits in the instruction register.
attribute INSTRUCTION_LENGTH of RM57L84xZWT: entity is 6;
-- Specifies the boundary-scan instructions implemented in the design and their
-- opcodes.
attribute INSTRUCTION_OPCODE of RM57L84xZWT: entity is
"BYPASS (111111)," &
"IDCODE (000100)," &
"EXTEST (011000)," &
"SAMPLE (011011)," &
"PRELOAD (011011)," &
"HIGHZ (011110)";
-- Specifies the bit pattern that is loaded into the instruction register when
-- the TAP controller passes through the Capture-IR state. The standard mandates
-- that the two LSBs must be "01". The remaining bits are design specific.
attribute INSTRUCTION_CAPTURE of RM57L84xZWT: entity is "000001";
attribute IDCODE_REGISTER of RM57L84xZWT: entity is
"XXXX" & -- Version Number
"1011100101011010" & -- Part Number
"00000010111" & -- Manufacturer ID
"1"; -- Required by IEEE Std. 1149.1-1990
-- This section specifies the test data register placed between TDI and TDO for
-- each implemented instruction.
attribute REGISTER_ACCESS of RM57L84xZWT: entity is
"BYPASS (BYPASS, HIGHZ)," &
"DEVICE_ID (IDCODE), " &
"BOUNDARY (EXTEST, SAMPLE, PRELOAD)";
-- Specifies the length of the boundary scan register.
attribute BOUNDARY_LENGTH of RM57L84xZWT: entity is 535;
-- The following list specifies the characteristics of each cell in the boundary
-- scan register from TDI to TDO. The following is a description of the label
-- fields:
-- num : Is the cell number.
-- cell : Is the cell type as defined by the standard.
-- port : Is the design port name. Control cells do not have a port
-- name.
-- function: Is the function of the cell as defined by the standard. Is one
-- of input, output2, output3, bidir, control or controlr.
-- safe : Specifies the value that the BSR cell should be loaded with
-- for safe operation when the software might otherwise choose a
-- random value.
-- ccell : The control cell number. Specifies the control cell that
-- drives the output enable for this port.
-- disval : Specifies the value that is loaded into the control cell to
-- disable the output enable for the corresponding port.
-- rslt : Resulting state. Shows the state of the driver when it is
-- disabled.
attribute BOUNDARY_REGISTER of RM57L84xZWT: entity is
--
-- num cell port function safe [ccell disval rslt]
--
"534 ( BC_2, *, control, 1), " &
"533 ( BC_7, NHET1_29, bidir, X, 534, 1, Z), " &
"532 ( BC_2, *, control, 1), " &
"531 ( BC_7, NHET1_16, bidir, X, 532, 1, Z), " &
"530 ( BC_2, *, control, 1), " &
"529 ( BC_7, GIOA_0, bidir, X, 530, 1, Z), " &
"528 ( BC_2, *, control, 1), " &
"527 ( BC_7, GIOA_4, bidir, X, 528, 1, Z), " &
"526 ( BC_2, *, control, 1), " &
"525 ( BC_7, LIN1RX, bidir, X, 526, 1, Z), " &
"524 ( BC_2, RSV1, input, X), " &
"523 ( BC_2, *, control, 1), " &
"522 ( BC_7, NHET1_27, bidir, X, 523, 1, Z), " &
"521 ( BC_2, *, control, 1), " &
"520 ( BC_7, DCAN1TX, bidir, X, 521, 1, Z), " &
"519 ( BC_2, *, control, 1), " &
"518 ( BC_7, NHET1_14, bidir, X, 519, 1, Z), " &
"517 ( BC_2, *, control, 1), " &
"516 ( BC_7, ECLK1, bidir, X, 517, 1, Z), " &
"515 ( BC_2, *, control, 1), " &
"514 ( BC_7, NHET1_17, bidir, X, 515, 1, Z), " &
"513 ( BC_2, *, control, 1), " &
"512 ( BC_7, NHET1_26, bidir, X, 513, 1, Z), " &
"511 ( BC_2, RSV2, input, X), " &
"510 ( BC_2, *, control, 1), " &
"509 ( BC_7, MIBSPI3NCS_2, bidir, X, 510, 1, Z), " &
"508 ( BC_2, *, control, 1), " &
"507 ( BC_7, NHET1_22, bidir, X, 508, 1, Z), " &
"506 ( BC_2, *, control, 1), " &
"505 ( BC_7, NHET1_12, bidir, X, 506, 1, Z), " &
"504 ( BC_2, *, control, 1), " &
"503 ( BC_7, GIOA_5, bidir, X, 504, 1, Z), " &
"502 ( BC_2, *, control, 1), " &
"501 ( BC_7, MIBSPI5NCS_1, bidir, X, 502, 1, Z), " &
"500 ( BC_2, *, control, 1), " &
"499 ( BC_7, LIN1TX, bidir, X, 500, 1, Z), " &
"498 ( BC_2, *, control, 1), " &
"497 ( BC_7, RSV3, bidir, X, 498, 1, Z), " &
"496 ( BC_2, *, control, 1), " &
"495 ( BC_7, RSV4, bidir, X, 496, 1, Z), " &
"494 ( BC_2, *, control, 1), " &
"493 ( BC_7, DCAN1RX, bidir, X, 494, 1, Z), " &
"492 ( BC_2, *, control, 1), " &
"491 ( BC_7, NHET1_30, bidir, X, 492, 1, Z), " &
"490 ( BC_2, *, control, 1), " &
"489 ( BC_7, NHET1_04, bidir, X, 490, 1, Z), " &
"488 ( BC_2, *, control, 1), " &
"487 ( BC_7, NHET1_19, bidir, X, 488, 1, Z), " &
"486 ( BC_2, *, control, 1), " &
"485 ( BC_7, nERROR, bidir, X, 486, 1, Z), " &
"484 ( BC_2, *, control, 1), " &
"483 ( BC_7, RSV5, bidir, X, 484, 1, Z), " &
"482 ( BC_2, *, control, 1), " &
"481 ( BC_7, RSV6, bidir, X, 482, 1, Z), " &
"480 ( BC_2, *, control, 1), " &
"479 ( BC_7, nRST, bidir, X, 480, 1, Z), " &
"478 ( BC_2, *, control, 1), " &
"477 ( BC_7, GIOA_2, bidir, X, 478, 1, Z), " &
"476 ( BC_2, *, control, 1), " &
"475 ( BC_7, GIOA_1, bidir, X, 476, 1, Z), " &
"474 ( BC_2, *, control, 1), " &
"473 ( BC_7, MIBSPI3NCS_3, bidir, X, 474, 1, Z), " &
"472 ( BC_2, *, control, 1), " &
"471 ( BC_7, EMIF_ADDR_06, bidir, X, 472, 1, Z), " &
"470 ( BC_2, *, control, 1), " &
"469 ( BC_7, EMIF_ADDR_07, bidir, X, 470, 1, Z), " &
"468 ( BC_2, *, control, 1), " &
"467 ( BC_7, EMIF_ADDR_08, bidir, X, 468, 1, Z), " &
"466 ( BC_2, *, control, 1), " &
"465 ( BC_7, EMIF_ADDR_09, bidir, X, 466, 1, Z), " &
"464 ( BC_2, *, control, 1), " &
"463 ( BC_7, EMIF_ADDR_10, bidir, X, 464, 1, Z), " &
"462 ( BC_2, *, control, 1), " &
"461 ( BC_7, EMIF_ADDR_11, bidir, X, 462, 1, Z), " &
"460 ( BC_2, *, control, 1), " &
"459 ( BC_7, EMIF_ADDR_12, bidir, X, 460, 1, Z), " &
"458 ( BC_2, *, control, 1), " &
"457 ( BC_7, EMIF_ADDR_13, bidir, X, 458, 1, Z), " &
"456 ( BC_2, *, control, 1), " &
"455 ( BC_7, EMIF_ADDR_14, bidir, X, 456, 1, Z), " &
"454 ( BC_2, *, control, 1), " &
"453 ( BC_7, EMIF_ADDR_15, bidir, X, 454, 1, Z), " &
"452 ( BC_2, *, control, 1), " &
"451 ( BC_7, EMIF_ADDR_17, bidir, X, 452, 1, Z), " &
"450 ( BC_2, *, control, 1), " &
"449 ( BC_7, EMIF_ADDR_19, bidir, X, 450, 1, Z), " &
"448 ( BC_2, *, control, 1), " &
"447 ( BC_7, EMIF_ADDR_20, bidir, X, 448, 1, Z), " &
"446 ( BC_2, *, control, 1), " &
"445 ( BC_7, EMIF_ADDR_21, bidir, X, 446, 1, Z), " &
"444 ( BC_2, *, control, 1), " &
"443 ( BC_7, NHET2_14, bidir, X, 444, 1, Z), " &
"442 ( BC_2, *, control, 1), " &
"441 ( BC_7, NHET2_13, bidir, X, 442, 1, Z), " &
"440 ( BC_2, *, control, 1), " &
"439 ( BC_7, NHET2_12, bidir, X, 440, 1, Z), " &
"438 ( BC_2, *, control, 1), " &
"437 ( BC_7, EMIF_ADDR_00, bidir, X, 438, 1, Z), " &
"436 ( BC_2, *, control, 1), " &
"435 ( BC_7, EMIF_ADDR_01, bidir, X, 436, 1, Z), " &
"434 ( BC_2, *, control, 1), " &
"433 ( BC_7, NHET2_00, bidir, X, 434, 1, Z), " &
"432 ( BC_2, *, control, 1), " &
"431 ( BC_7, NHET2_02, bidir, X, 432, 1, Z), " &
"430 ( BC_2, *, control, 1), " &
"429 ( BC_7, NHET2_01, bidir, X, 430, 1, Z), " &
"428 ( BC_2, *, control, 1), " &
"427 ( BC_7, eTPWM1A, bidir, X, 428, 1, Z), " &
"426 ( BC_2, *, control, 1), " &
"425 ( BC_7, eTPWM1B, bidir, X, 426, 1, Z), " &
"424 ( BC_2, *, control, 1), " &
"423 ( BC_7, NHET2_06, bidir, X, 424, 1, Z), " &
"422 ( BC_2, *, control, 1), " &
"421 ( BC_7, NHET2_05, bidir, X, 422, 1, Z), " &
"420 ( BC_2, *, control, 1), " &
"419 ( BC_7, NHET2_04, bidir, X, 420, 1, Z), " &
"418 ( BC_2, *, control, 1), " &
"417 ( BC_7, EMIF_ADDR_16, bidir, X, 418, 1, Z), " &
"416 ( BC_2, *, control, 1), " &
"415 ( BC_7, EMIF_ADDR_18, bidir, X, 416, 1, Z), " &
"414 ( BC_2, *, control, 1), " &
"413 ( BC_7, EMIF_BA_1, bidir, X, 414, 1, Z), " &
"412 ( BC_2, *, control, 1), " &
"411 ( BC_7, EMIF_nWE, bidir, X, 412, 1, Z), " &
"410 ( BC_2, *, control, 1), " &
"409 ( BC_7, NHET1_10, bidir, X, 410, 1, Z), " &
"408 ( BC_2, *, control, 1), " &
"407 ( BC_7, GIOA_3, bidir, X, 408, 1, Z), " &
"406 ( BC_2, *, control, 1), " &
"405 ( BC_7, NHET2_03, bidir, X, 406, 1, Z), " &
"404 ( BC_2, *, control, 1), " &
"403 ( BC_7, NHET1_11, bidir, X, 404, 1, Z), " &
"402 ( BC_2, *, control, 1), " &
"401 ( BC_7, MII_TXEN, bidir, X, 402, 1, Z), " &
"400 ( BC_2, *, control, 1), " &
"399 ( BC_7, ETMDATA_20, bidir, X, 400, 1, Z), " &
"398 ( BC_2, *, control, 1), " &
"397 ( BC_7, ETMDATA_11, bidir, X, 398, 1, Z), " &
"396 ( BC_2, *, control, 1), " &
"395 ( BC_7, ETMDATA_10, bidir, X, 396, 1, Z), " &
"394 ( BC_2, *, control, 1), " &
"393 ( BC_7, ETMDATA_09, bidir, X, 394, 1, Z), " &
"392 ( BC_2, *, control, 1), " &
"391 ( BC_7, ETMDATA_08, bidir, X, 392, 1, Z), " &
"390 ( BC_2, *, control, 1), " &
"389 ( BC_7, ETMDATA_15, bidir, X, 390, 1, Z), " &
"388 ( BC_2, *, control, 1), " &
"387 ( BC_7, ETMDATA_14, bidir, X, 388, 1, Z), " &
"386 ( BC_2, *, control, 1), " &
"385 ( BC_7, ETMDATA_13, bidir, X, 386, 1, Z), " &
"384 ( BC_2, *, control, 1), " &
"383 ( BC_7, ETMDATA_12, bidir, X, 384, 1, Z), " &
"382 ( BC_2, *, control, 1), " &
"381 ( BC_7, ETMDATA_07, bidir, X, 382, 1, Z), " &
"380 ( BC_2, *, control, 1), " &
"379 ( BC_7, ETMDATA_06, bidir, X, 380, 1, Z), " &
"378 ( BC_2, *, control, 1), " &
"377 ( BC_7, MIBSPI5SIMO_1, bidir, X, 378, 1, Z), " &
"376 ( BC_2, *, control, 1), " &
"375 ( BC_7, MIBSPI5SOMI_1, bidir, X, 376, 1, Z), " &
"374 ( BC_2, *, control, 1), " &
"373 ( BC_7, NHET1_08, bidir, X, 374, 1, Z), " &
"372 ( BC_2, *, control, 1), " &
"371 ( BC_7, MIBSPI5NCS_0, bidir, X, 372, 1, Z), " &
"370 ( BC_2, *, control, 1), " &
"369 ( BC_7, GIOB_7, bidir, X, 370, 1, Z), " &
"368 ( BC_2, *, control, 1), " &
"367 ( BC_7, GIOB_2, bidir, X, 368, 1, Z), " &
"366 ( BC_2, *, control, 1), " &
"365 ( BC_7, MIBSPI1NCS_1, bidir, X, 366, 1, Z), " &
"364 ( BC_2, *, control, 1), " &
"363 ( BC_7, MDIO, bidir, X, 364, 1, Z), " &
"362 ( BC_2, *, control, 1), " &
"361 ( BC_7, ETMDATA_21, bidir, X, 362, 1, Z), " &
"360 ( BC_2, *, control, 1), " &
"359 ( BC_7, ETMDATA_05, bidir, X, 360, 1, Z), " &
"358 ( BC_2, *, control, 1), " &
"357 ( BC_7, DMM_nENA, bidir, X, 358, 1, Z), " &
"356 ( BC_2, *, control, 1), " &
"355 ( BC_7, DMM_CLK, bidir, X, 356, 1, Z), " &
"354 ( BC_2, *, control, 1), " &
"353 ( BC_7, MIBSPI1CLK, bidir, X, 354, 1, Z), " &
"352 ( BC_2, *, control, 1), " &
"351 ( BC_7, MIBSPI1SIMO_0, bidir, X, 352, 1, Z), " &
"350 ( BC_2, *, control, 1), " &
"349 ( BC_7, GIOB_4, bidir, X, 350, 1, Z), " &
"348 ( BC_2, *, control, 1), " &
"347 ( BC_7, GIOB_5, bidir, X, 348, 1, Z), " &
"346 ( BC_2, *, control, 1), " &
"345 ( BC_7, MIBSPI1NCS_2, bidir, X, 346, 1, Z), " &
"344 ( BC_2, *, control, 1), " &
"343 ( BC_7, MII_TXD_3, bidir, X, 344, 1, Z), " &
"342 ( BC_2, *, control, 1), " &
"341 ( BC_7, ETMDATA_22, bidir, X, 342, 1, Z), " &
"340 ( BC_2, *, control, 1), " &
"339 ( BC_7, ETMDATA_04, bidir, X, 340, 1, Z), " &
"338 ( BC_2, *, control, 1), " &
"337 ( BC_7, MIBSPI5SOMI_3, bidir, X, 338, 1, Z), " &
"336 ( BC_2, *, control, 1), " &
"335 ( BC_7, MIBSPI5SIMO_3, bidir, X, 336, 1, Z), " &
"334 ( BC_2, *, control, 1), " &
"333 ( BC_7, MIBSPI1SOMI_0, bidir, X, 334, 1, Z), " &
"332 ( BC_2, *, control, 1), " &
"331 ( BC_7, MIBSPI1NENA, bidir, X, 332, 1, Z), " &
"330 ( BC_2, *, control, 1), " &
"329 ( BC_7, DCAN2RX, bidir, X, 330, 1, Z), " &
"328 ( BC_2, *, control, 1), " &
"327 ( BC_7, DCAN2TX, bidir, X, 328, 1, Z), " &
"326 ( BC_2, *, control, 1), " &
"325 ( BC_7, GIOA_6, bidir, X, 326, 1, Z), " &
"324 ( BC_2, *, control, 1), " &
"323 ( BC_7, NHET1_21, bidir, X, 324, 1, Z), " &
"322 ( BC_2, *, control, 1), " &
"321 ( BC_7, ETMDATA_03, bidir, X, 322, 1, Z), " &
"320 ( BC_2, *, control, 1), " &
"319 ( BC_7, MIBSPI5SOMI_2, bidir, X, 320, 1, Z), " &
"318 ( BC_2, *, control, 1), " &
"317 ( BC_7, MIBSPI5SIMO_2, bidir, X, 318, 1, Z), " &
"316 ( BC_2, *, control, 1), " &
"315 ( BC_7, MIBSPI5NENA, bidir, X, 316, 1, Z), " &
"314 ( BC_2, *, control, 1), " &
"313 ( BC_7, MIBSPI5CLK, bidir, X, 314, 1, Z), " &
"312 ( BC_2, *, control, 1), " &
"311 ( BC_7, NHET1_18, bidir, X, 312, 1, Z), " &
"310 ( BC_2, *, control, 1), " &
"309 ( BC_7, GIOB_6, bidir, X, 310, 1, Z), " &
"308 ( BC_2, *, control, 1), " &
"307 ( BC_7, MIBSPI1NCS_3, bidir, X, 308, 1, Z), " &
"306 ( BC_2, *, control, 1), " &
"305 ( BC_7, NHET1_23, bidir, X, 306, 1, Z), " &
"304 ( BC_2, *, control, 1), " &
"303 ( BC_7, ETMDATA_02, bidir, X, 304, 1, Z), " &
"302 ( BC_2, *, control, 1), " &
"301 ( BC_7, DMM_SYNC, bidir, X, 302, 1, Z), " &
"300 ( BC_2, *, control, 1), " &
"299 ( BC_7, NHET1_31, bidir, X, 300, 1, Z), " &
"298 ( BC_2, *, control, 1), " &
"297 ( BC_7, MIBSPI5SOMI_0, bidir, X, 298, 1, Z), " &
"296 ( BC_2, *, control, 1), " &
"295 ( BC_7, MIBSPI5SIMO_0, bidir, X, 296, 1, Z), " &
"294 ( BC_2, *, control, 1), " &
"293 ( BC_7, GIOB_1, bidir, X, 294, 1, Z), " &
"292 ( BC_2, *, control, 1), " &
"291 ( BC_7, TIED_OFF_16, bidir, X, 292, 1, Z), " &
"290 ( BC_2, *, control, 1), " &
"289 ( BC_7, NHET2_15, bidir, X, 290, 1, Z), " &
"288 ( BC_2, *, control, 1), " &
"287 ( BC_7, ETMDATA_23, bidir, X, 288, 1, Z), " &
"286 ( BC_2, *, control, 1), " &
"285 ( BC_7, ETMDATA_16, bidir, X, 286, 1, Z), " &
"284 ( BC_2, *, control, 1), " &
"283 ( BC_7, NHET2_08, bidir, X, 284, 1, Z), " &
"282 ( BC_2, *, control, 1), " &
"281 ( BC_7, EMIF_nCS_3, bidir, X, 282, 1, Z), " &
"280 ( BC_2, *, control, 1), " &
"279 ( BC_7, NHET1_00, bidir, X, 280, 1, Z), " &
"278 ( BC_2, *, control, 1), " &
"277 ( BC_7, NHET1_28, bidir, X, 278, 1, Z), " &
"276 ( BC_2, *, control, 1), " &
"275 ( BC_7, EMIF_CKE, bidir, X, 276, 1, Z), " &
"274 ( BC_2, *, control, 1), " &
"273 ( BC_7, NHET2_16, bidir, X, 274, 1, Z), " &
"272 ( BC_2, *, control, 1), " &
"271 ( BC_7, ETMDATA_24, bidir, X, 272, 1, Z), " &
"270 ( BC_2, *, control, 1), " &
"269 ( BC_7, ETMDATA_17, bidir, X, 270, 1, Z), " &
"268 ( BC_2, *, control, 1), " &
"267 ( BC_7, NHET2_09, bidir, X, 268, 1, Z), " &
"266 ( BC_2, *, control, 1), " &
"265 ( BC_7, EMIF_nCS_2, bidir, X, 266, 1, Z), " &
"264 ( BC_2, *, control, 1), " &
"263 ( BC_7, DMM_DATA_01, bidir, X, 264, 1, Z), " &
"262 ( BC_2, *, control, 1), " &
"261 ( BC_7, DMM_DATA_00, bidir, X, 262, 1, Z), " &
"260 ( BC_2, *, control, 1), " &
"259 ( BC_7, GIOA_7, bidir, X, 260, 1, Z), " &
"258 ( BC_2, *, control, 1), " &
"257 ( BC_7, GIOB_0, bidir, X, 258, 1, Z), " &
"256 ( BC_2, *, control, 1), " &
"255 ( BC_7, NHET1_25, bidir, X, 256, 1, Z), " &
"254 ( BC_2, *, control, 1), " &
"253 ( BC_7, NHET2_17, bidir, X, 254, 1, Z), " &
"252 ( BC_2, *, control, 1), " &
"251 ( BC_7, ETMDATA_25, bidir, X, 252, 1, Z), " &
"250 ( BC_2, *, control, 1), " &
"249 ( BC_7, ETMDATA_18, bidir, X, 250, 1, Z), " &
"248 ( BC_2, *, control, 1), " &
"247 ( BC_7, NHET2_10, bidir, X, 248, 1, Z), " &
"246 ( BC_2, *, control, 1), " &
"245 ( BC_7, EMIF_nCS_4, bidir, X, 246, 1, Z), " &
"244 ( BC_2, *, control, 1), " &
"243 ( BC_7, DCAN3TX, bidir, X, 244, 1, Z), " &
"242 ( BC_2, *, control, 1), " &
"241 ( BC_7, DCAN3RX, bidir, X, 242, 1, Z), " &
"240 ( BC_2, *, control, 1), " &
"239 ( BC_7, NHET1_15, bidir, X, 240, 1, Z), " &
"238 ( BC_2, *, control, 1), " &
"237 ( BC_7, NHET1_13, bidir, X, 238, 1, Z), " &
"236 ( BC_2, *, control, 1), " &
"235 ( BC_7, NHET2_07, bidir, X, 236, 1, Z), " &
"234 ( BC_2, *, control, 1), " &
"233 ( BC_7, NHET2_18, bidir, X, 234, 1, Z), " &
"232 ( BC_2, *, control, 1), " &
"231 ( BC_7, ETMDATA_26, bidir, X, 232, 1, Z), " &
"230 ( BC_2, *, control, 1), " &
"229 ( BC_7, ETMDATA_19, bidir, X, 230, 1, Z), " &
"228 ( BC_2, *, control, 1), " &
"227 ( BC_7, NHET2_11, bidir, X, 228, 1, Z), " &
"226 ( BC_2, *, control, 1), " &
"225 ( BC_7, EMIF_nCS_0, bidir, X, 226, 1, Z), " &
"224 ( BC_2, *, control, 1), " &
"223 ( BC_7, AD1EVT, bidir, X, 224, 1, Z), " &
"222 ( BC_2, *, control, 1), " &
"221 ( BC_7, NHET1_24, bidir, X, 222, 1, Z), " &
"220 ( BC_2, *, control, 1), " &
"219 ( BC_7, NHET1_20, bidir, X, 220, 1, Z), " &
"218 ( BC_2, *, control, 1), " &
"217 ( BC_7, EMIF_nWAIT, bidir, X, 218, 1, Z), " &
"216 ( BC_2, *, control, 1), " &
"215 ( BC_7, NHET2_19, bidir, X, 216, 1, Z), " &
"214 ( BC_2, *, control, 1), " &
"213 ( BC_7, ETMDATA_27, bidir, X, 214, 1, Z), " &
"212 ( BC_2, *, control, 1), " &
"211 ( BC_7, MII_TXD_1, bidir, X, 212, 1, Z), " &
"210 ( BC_2, *, control, 1), " &
"209 ( BC_7, MIBSPI1NCS_0, bidir, X, 210, 1, Z), " &
"208 ( BC_2, *, control, 1), " &
"207 ( BC_7, EMIF_nRAS, bidir, X, 208, 1, Z), " &
"206 ( BC_2, *, control, 1), " &
"205 ( BC_7, EMIF_nCAS, bidir, X, 206, 1, Z), " &
"204 ( BC_2, *, control, 1), " &
"203 ( BC_7, ETMDATA_28, bidir, X, 204, 1, Z), " &
"202 ( BC_2, *, control, 1), " &
"201 ( BC_7, ETMDATA_29, bidir, X, 202, 1, Z), " &
"200 ( BC_2, *, control, 1), " &
"199 ( BC_7, ETMDATA_30, bidir, X, 200, 1, Z), " &
"198 ( BC_2, *, control, 1), " &
"197 ( BC_7, ETMDATA_31, bidir, X, 198, 1, Z), " &
"196 ( BC_2, *, control, 1), " &
"195 ( BC_7, ETMTRACECLKIN, bidir, X, 196, 1, Z), " &
"194 ( BC_2, *, control, 1), " &
"193 ( BC_7, ETMTRACECLKOUT, bidir, X, 194, 1, Z), " &
"192 ( BC_2, *, control, 1), " &
"191 ( BC_7, ETMTRACECTL, bidir, X, 192, 1, Z), " &
"190 ( BC_2, *, control, 1), " &
"189 ( BC_7, ETMDATA_00, bidir, X, 190, 1, Z), " &
"188 ( BC_2, *, control, 1), " &
"187 ( BC_7, ETMDATA_01, bidir, X, 188, 1, Z), " &
"186 ( BC_2, *, control, 1), " &
"185 ( BC_7, NHET1_07, bidir, X, 186, 1, Z), " &
"184 ( BC_2, *, control, 1), " &
"183 ( BC_7, MII_TXD_2, bidir, X, 184, 1, Z), " &
"182 ( BC_2, MII_RXD_1, input, X), " &
"181 ( BC_2, *, control, 1), " &
"180 ( BC_7, MII_RXCLK, bidir, X, 181, 1, Z), " &
"179 ( BC_2, *, control, 1), " &
"178 ( BC_7, NHET2_20, bidir, X, 179, 1, Z), " &
"177 ( BC_2, *, control, 1), " &
"176 ( BC_7, NHET2_21, bidir, X, 177, 1, Z), " &
"175 ( BC_2, *, control, 1), " &
"174 ( BC_7, NHET2_22, bidir, X, 175, 1, Z), " &
"173 ( BC_2, *, control, 1), " &
"172 ( BC_7, NHET2_23, bidir, X, 173, 1, Z), " &
"171 ( BC_2, *, control, 1), " &
"170 ( BC_7, MDCLK, bidir, X, 171, 1, Z), " &
"169 ( BC_2, *, control, 1), " &
"168 ( BC_7, AD2EVT, bidir, X, 169, 1, Z), " &
"167 ( BC_2, *, control, 1), " &
"166 ( BC_7, MIBSPI5NCS_3, bidir, X, 167, 1, Z), " &
"165 ( BC_2, *, control, 1), " &
"164 ( BC_7, NHET1_03, bidir, X, 165, 1, Z), " &
"163 ( BC_2, MII_RXD_2, input, X), " &
"162 ( BC_2, MII_RXD_0, input, X), " &
"161 ( BC_2, MII_RX_ER, input, X), " &
"160 ( BC_2, MII_RX_DV, input, X), " &
"159 ( BC_2, *, control, 1), " &
"158 ( BC_7, MII_TX_CLK, bidir, X, 159, 1, Z), " &
"157 ( BC_2, *, control, 1), " &
"156 ( BC_7, MII_TXD_0, bidir, X, 157, 1, Z), " &
"155 ( BC_2, *, control, 1), " &
"154 ( BC_7, MIBSPI1NCS_5, bidir, X, 155, 1, Z), " &
"153 ( BC_2, *, control, 1), " &
"152 ( BC_7, MIBSPI1NCS_4, bidir, X, 153, 1, Z), " &
"151 ( BC_2, *, control, 1), " &
"150 ( BC_7, NHET1_01, bidir, X, 151, 1, Z), " &
"149 ( BC_2, MII_RXD_3, input, X), " &
"148 ( BC_2, MII_CRS, input, X), " &
"147 ( BC_2, *, control, 1), " &
"146 ( BC_7, MIBSPI3NCS_1, bidir, X, 147, 1, Z), " &
"145 ( BC_2, *, control, 1), " &
"144 ( BC_7, NHET1_05, bidir, X, 145, 1, Z), " &
"143 ( BC_2, *, control, 1), " &
"142 ( BC_7, NHET1_09, bidir, X, 143, 1, Z), " &
"141 ( BC_2, *, control, 1), " &
"140 ( BC_7, MIBSPI3SOMI, bidir, X, 141, 1, Z), " &
"139 ( BC_2, *, control, 1), " &
"138 ( BC_7, MIBSPI3CLK, bidir, X, 139, 1, Z), " &
"137 ( BC_2, *, control, 1), " &
"136 ( BC_7, MIBSPI3NCS_0, bidir, X, 137, 1, Z), " &
"135 ( BC_2, *, control, 1), " &
"134 ( BC_7, NHET1_06, bidir, X, 135, 1, Z), " &
"133 ( BC_2, MII_COL, input, X), " &
"132 ( BC_2, *, control, 1), " &
"131 ( BC_7, NHET1_02, bidir, X, 132, 1, Z), " &
"130 ( BC_2, *, control, 1), " &
"129 ( BC_7, MIBSPI5NCS_2, bidir, X, 130, 1, Z), " &
"128 ( BC_2, *, control, 1), " &
"127 ( BC_7, MIBSPI3SIMO, bidir, X, 128, 1, Z), " &
"126 ( BC_2, *, control, 1), " &
"125 ( BC_7, MIBSPI3NENA, bidir, X, 126, 1, Z), " &
"124 ( BC_2, *, control, 1), " &
"123 ( BC_7, GIOB_3, bidir, X, 124, 1, Z), " &
"122 ( BC_2, *, internal, X), " &
"121 ( BC_2, *, internal, X), " &
"120 ( BC_2, *, internal, X), " &
"119 ( BC_2, *, internal, X), " &
"118 ( BC_2, *, internal, X), " &
"117 ( BC_2, *, internal, X), " &
"116 ( BC_2, *, internal, X), " &
"115 ( BC_2, *, internal, X), " &
"114 ( BC_2, *, internal, X), " &
"113 ( BC_2, *, internal, X), " &
"112 ( BC_2, *, internal, X), " &
"111 ( BC_2, *, internal, X), " &
"110 ( BC_2, *, internal, X), " &
"109 ( BC_2, *, internal, X), " &
"108 ( BC_2, *, internal, X), " &
"107 ( BC_2, *, internal, X), " &
"106 ( BC_2, *, internal, X), " &
"105 ( BC_2, *, internal, X), " &
"104 ( BC_2, *, internal, X), " &
"103 ( BC_2, *, internal, X), " &
"102 ( BC_2, *, internal, X), " &
"101 ( BC_2, *, internal, X), " &
"100 ( BC_2, *, internal, X), " &
"99 ( BC_2, *, internal, X), " &
"98 ( BC_2, *, internal, X), " &
"97 ( BC_2, *, internal, X), " &
"96 ( BC_2, *, internal, X), " &
"95 ( BC_2, *, internal, X), " &
"94 ( BC_2, *, internal, X), " &
"93 ( BC_2, *, internal, X), " &
"92 ( BC_2, *, internal, X), " &
"91 ( BC_2, *, internal, X), " &
"90 ( BC_2, *, internal, X), " &
"89 ( BC_2, *, internal, X), " &
"88 ( BC_2, *, internal, X), " &
"87 ( BC_2, *, internal, X), " &
"86 ( BC_2, *, internal, X), " &
"85 ( BC_2, *, internal, X), " &
"84 ( BC_2, *, internal, X), " &
"83 ( BC_2, *, internal, X), " &
"82 ( BC_2, *, internal, X), " &
"81 ( BC_2, *, internal, X), " &
"80 ( BC_2, *, internal, X), " &
"79 ( BC_2, *, internal, X), " &
"78 ( BC_2, *, internal, X), " &
"77 ( BC_2, *, internal, X), " &
"76 ( BC_2, *, internal, X), " &
"75 ( BC_2, *, internal, X), " &
"74 ( BC_2, *, internal, X), " &
"73 ( BC_2, *, internal, X), " &
"72 ( BC_2, *, internal, X), " &
"71 ( BC_2, *, internal, X), " &
"70 ( BC_2, *, internal, X), " &
"69 ( BC_2, *, internal, X), " &
"68 ( BC_2, *, internal, X), " &
"67 ( BC_2, *, internal, X), " &
"66 ( BC_2, *, internal, X), " &
"65 ( BC_2, *, internal, X), " &
"64 ( BC_2, *, internal, X), " &
"63 ( BC_2, *, internal, X), " &
"62 ( BC_2, *, internal, X), " &
"61 ( BC_2, *, internal, X), " &
"60 ( BC_2, *, internal, X), " &
"59 ( BC_2, *, internal, X), " &
"58 ( BC_2, *, internal, X), " &
"57 ( BC_2, *, internal, X), " &
"56 ( BC_2, *, internal, X), " &
"55 ( BC_2, *, internal, X), " &
"54 ( BC_2, *, internal, X), " &
"53 ( BC_2, *, internal, X), " &
"52 ( BC_2, *, internal, X), " &
"51 ( BC_2, *, internal, X), " &
"50 ( BC_2, *, internal, X), " &
"49 ( BC_2, *, internal, X), " &
"48 ( BC_2, *, internal, X), " &
"47 ( BC_2, *, internal, X), " &
"46 ( BC_2, *, internal, X), " &
"45 ( BC_2, *, internal, X), " &
"44 ( BC_2, *, internal, X), " &
"43 ( BC_2, *, internal, X), " &
"42 ( BC_2, *, internal, X), " &
"41 ( BC_2, *, internal, X), " &
"40 ( BC_2, *, internal, X), " &
"39 ( BC_2, *, internal, X), " &
"38 ( BC_2, *, internal, X), " &
"37 ( BC_2, *, internal, X), " &
"36 ( BC_2, *, internal, X), " &
"35 ( BC_2, *, internal, X), " &
"34 ( BC_2, *, internal, X), " &
"33 ( BC_2, *, internal, X), " &
"32 ( BC_2, *, internal, X), " &
"31 ( BC_2, *, internal, X), " &
"30 ( BC_2, *, internal, X), " &
"29 ( BC_2, *, internal, X), " &
"28 ( BC_2, *, internal, X), " &
"27 ( BC_2, *, internal, X), " &
"26 ( BC_2, *, internal, X), " &
"25 ( BC_2, *, internal, X), " &
"24 ( BC_2, *, internal, X), " &
"23 ( BC_2, *, internal, X), " &
"22 ( BC_2, *, internal, X), " &
"21 ( BC_2, *, internal, X), " &
"20 ( BC_2, *, internal, X), " &
"19 ( BC_2, *, internal, X), " &
"18 ( BC_2, *, internal, X), " &
"17 ( BC_2, *, internal, X), " &
"16 ( BC_2, *, internal, X), " &
"15 ( BC_2, *, internal, X), " &
"14 ( BC_2, *, internal, X), " &
"13 ( BC_2, *, internal, X), " &
"12 ( BC_2, *, internal, X), " &
"11 ( BC_2, *, internal, X), " &
"10 ( BC_2, *, internal, X), " &
"9 ( BC_2, *, internal, X), " &
"8 ( BC_2, *, internal, X), " &
"7 ( BC_2, *, internal, X), " &
"6 ( BC_2, *, internal, X), " &
"5 ( BC_2, *, internal, X), " &
"4 ( BC_2, *, internal, X), " &
"3 ( BC_2, *, internal, X), " &
"2 ( BC_2, *, internal, 1), " &
"1 ( BC_2, *, internal, 1), " &
"0 ( BC_2, *, internal, 1) ";
attribute DESIGN_WARNING of RM57L84xZWT : entity is
"According to simulation, BSD JTAG TAP may not work correctly unless "&
" device has completed RESET sequence first. "&
"Forcing PORz low then release (no clock pulses required) would meet "&
" the requirement. "&
" "&
"In order to enter bscan mode correctly, TMS must be low at the "&
"rising edge of TRSTz and at least one cycle after TRSTz is high. ";
end RM57L84xZWT;