BSDL Files Library for JTAG
The only free public library that contains thousands of BSDL (Boundary Scan Description Language) models to use with BS/JTAG tools

ChipVORX ISP IP for Ultra Fast Flash Programming
BSDL File: CY7C1362A Download View details  


--********************************************************************************
--*  Copyright (c) 2001 Cypress Semiconductor
--*  All rights reserved.
--*
--*  File Name:     cy7c1362a.bsdl
--*  Release:       1.0
--*  Last Updated:  February 26, 2001
--*
--*  Function:      512x18 Synchronous burst SRAM (Flow Through), BSDL file for JTAG
--*  Part #:        CY7C1362A/GVT71512DA18
--*
--*  Notes:    IMPORTANT NOTE: Please be aware that the CY7C1360A device is NOT IEEE 
--*            1149.1 compliant, since it does not follow the 1149.1 specification
--*	       for the SAMPLE/PRELOAD instruction. (See Datasheet for more info.)
--*
--*  Notes:         -- Ref CY7C1362A Datasheet at www.cypress.com/sram/datasheets
--********************************************************************************

entity CY7C1362A is
      generic (PHYSICAL_PIN_MAP : string := "FBGA");

      port   ( 
             A: in      bit_vector(0 to 18);
           BWA: in      bit;
           BWB: in      bit;
           BWE: in      bit;
            GW: in      bit;
           CLK: in      bit;
            CE: in      bit;
           CE2: in      bit;
            OE: in      bit;
           ADV: in      bit;
          ADSC: in      bit;
          ADSP: in      bit;
          MODE: in      bit;
            ZZ: linkage bit;
           DQA: in      bit_vector(0 to 8);
           DQB: in      bit_vector(0 to 8);
           TMS: in      bit;
           TDI: in      bit;
           TCK: in      bit;
           TDO: out     bit;
           VCC: linkage bit_vector(0 to 4);
           VSS: linkage bit_vector(0 to 17);
          VCCQ: linkage bit_vector(0 to 9);
            NC: linkage bit_vector(0 to 31)
             );

      use STD_1149_1_1994.all;

      attribute PIN_MAP of CY7C1362A : entity is PHYSICAL_PIN_MAP;

      constant FBGA : PIN_MAP_STRING :=
      "A:       (P4,N4,A2,A3,A5,A6,B3,B5,B6,C2,C3, " &
      "                   C5,C6,R2,R6,T2,T3,T5,T6), " & 
      "BWA:     L5, " &
      "BWB:     G3, " &                            
      "BWE:     M4, " &
      "GW:      H4, " &             
      "CLK:     K4, " &
      "CE:      E4, " &            
      "CE2:     B2, " &
      "OE:      F4, " &                   
      "ADV:     G4, " &
      "ADSP:    A4, " &                          
      "ADSC:    B4, " &
      "MODE:    R3, " &                             
      "ZZ:      T7, " &                               
      "DQA:     (D6,E7,F6,G7,H6,K7,L6,N6,P7), " &
      "DQB:     (D1,E2,G2,H1,K2,L1,M2,N1,P2), " &     
      "TMS:     U2, " &                              
      "TDI:     U3, " &
      "TCK:     U4, " &
      "TDO:     U5, " &
      "VCC:     (C4,J2,J4,J6,R4), " &                 
      "VSS:     (D3,D5,E3,E5,F3,F5,G5,H3,H5,K3,K5,L3, " &
      "			M3,M5,N3,N5,P3,P5), " &
      "VCCQ:    (A1,A7,F1,F7,J1,J7,M1,M7,U1,U7), " &
      "NC:      (B1,B7,C1,C7,D2,D4,D7,E1,E6,F2,G1,G6, " &
      "                 H2,H7,J3,J5,K1,K6,L2,L4,L7,M6, " &
      "			N2,N7,P1,P6,R1,R5,R7,T1,T4,U6) ";
	
      attribute TAP_SCAN_IN    of TDI : signal is true;
      attribute TAP_SCAN_OUT   of TDO : signal is true;
      attribute TAP_SCAN_MODE  of TMS : signal is true;
      attribute TAP_SCAN_CLOCK of TCK : signal is (50.0e6, BOTH);

      attribute INSTRUCTION_LENGTH of CY7C1362A : entity is 3;

      attribute INSTRUCTION_OPCODE of CY7C1362A : entity is
       "EXTEST       (000)," &
       "IDCODE       (001)," &
       "SAMPLE       (010)," &          -- Sample-Z
       "SAMPLD       (100)," &          -- Sample/Preload
       "BYPASS       (111)";

      attribute INSTRUCTION_CAPTURE of CY7C1362A : entity is "001";

      attribute IDCODE_REGISTER   of CY7C1362A : entity is
       "XXXX"           & -- Reserved for version number
       "00111"          & -- Defines depth of 512K
       "00011"          & -- Defines width of x18
       "XXXXXX"         & -- Reserved for future use
       "00011100100"    & -- Manufacturer identity
       "1";               -- ID register Presence indicator


      attribute REGISTER_ACCESS of CY7C1362A : entity is
       "BOUNDARY    (EXTEST,SAMPLE,SAMPLD)," &
       "BYPASS      (BYPASS)";

      attribute BOUNDARY_LENGTH of CY7C1362A : entity is 51;

      attribute BOUNDARY_REGISTER of CY7C1362A : entity is
       "0     (BC_4, A(13),     input,    X)," &
       "1     (BC_4, A(15),     input,    X)," &
       "2     (BC_4, A(16),     input,    X)," &
       "3     (BC_4, A(17),     input,    X)," &
       "4     (BC_4, A(14),     input,    X)," &
       "5     (BC_4, A(6),      input,    X)," &
       "6     (BC_4, A(7),      input,    X)," &
       "7     (BC_4, DQA(0),    input,    X)," &
       "8     (BC_4, DQA(1),    input,    X)," &
       "9     (BC_4, DQA(2),    input,    X)," &
       "10    (BC_4, DQA(3),    input,    X)," &
       "11    (BC_4, *,         internal, 0)," &
       "12    (BC_4, DQA(4),    input,    X)," &
       "13    (BC_4, DQA(5),    input,    X)," &
       "14    (BC_4, DQA(6),    input,    X)," &
       "15    (BC_4, DQA(7),    input,    X)," &
       "16    (BC_4, DQA(8),    input,    X)," &
       "17    (BC_4, A(18),     input,    X)," &
       "18    (BC_4, A(5),      input,    X)," &
       "19    (BC_4, A(4),      input,    X)," &
       "20    (BC_4, ADV,       input,    X)," &
       "21    (BC_4, ADSP,      input,    X)," &
       "22    (BC_4, ADSC,      input,    X)," &
       "23    (BC_4, OE,        input,    X)," &
       "24    (BC_4, BWE,       input,    X)," &
       "25    (BC_4, GW,        input,    X)," &
       "26    (BC_4, CLK,       input,    X)," &
       "27    (BC_4, A(8),      input,    X)," &
       "28    (BC_4, BWA,       input,    X)," &
       "29    (BC_4, BWB,       input,    X)," &
       "30    (BC_4, CE2,       input,    X)," &
       "31    (BC_4, CE,        input,    X)," &
       "32    (BC_4, A(3),      input,    X)," &
       "33    (BC_4, A(2),      input,    X)," &
       "34    (BC_4, DQB(0),    input,    X)," &
       "35    (BC_4, DQB(1),    input,    X)," &
       "36    (BC_4, DQB(2),    input,    X)," &
       "37    (BC_4, DQB(3),    input,    X)," &
       "38    (BC_4, *,         internal, 0)," &
       "39    (BC_4, DQB(4),    input,    X)," &
       "40    (BC_4, DQB(5),    input,    X)," &
       "41    (BC_4, DQB(6),    input,    X)," &
       "42    (BC_4, DQB(7),    input,    X)," &
       "43    (BC_4, DQB(8),    input,    X)," &
       "44    (BC_4, MODE,      input,    X)," &
       "45    (BC_4, A(9),      input,    X)," &
       "46    (BC_4, A(10),     input,    X)," &
       "47    (BC_4, A(11),     input,    X)," &
       "48    (BC_4, A(12),     input,    X)," &
       "49    (BC_4, A(1),      input,    X)," &
       "50    (BC_4, A(0),      input,    X) ";

end CY7C1362A;




This library contains 8328 BSDL files (for 6555 distinct entities) from 67 vendors
Last BSDL model (IDT89HPES4T4G2_19X19_ZC) was added on Nov 23, 2017 23:58
info@bsdl.info