BSDL Files Library for JTAG
The only free public library that contains thousands of BSDL (Boundary Scan Description Language) models to use with BS/JTAG tools

ChipVORX ISP IP for Ultra Fast Flash Programming
BSDL File: package Download View details  


--  PMC_Sierra_Cells   VHDL Package and Package Body
--  for PMC - Sierra
--
--  revision     :  1.0
--
--  created by : James Lamond (Hewlett Packard Canada Ltd)
--
--  date         :  20 December 1995

package PMC_Sierra_Cells is

   use STD_1149_1_1990.all;

   constant cele0 : CELL_INFO;

end PMC_Sierra_Cells;


package body PMC_Sierra_Cells is

constant cele0 : CELL_INFO :=
 ((BIDIR_IN, EXTEST,  PI),  (BIDIR_OUT, EXTEST,  PO),
  (BIDIR_IN, SAMPLE,  PI),  (BIDIR_OUT, SAMPLE,  PI),
  (BIDIR_IN, RUNBIST, PI),  (BIDIR_OUT, RUNBIST, PO) );

end PMC_Sierra_Cells;  -- End of PMC_Sierra_Cells Package Body



------------------------------------------------------------------------------
--
--
--  BSDL file for PMC Sierra PM7324 S/UNI-ATLAS
--
--  Written by: Jean-Francois Pomerleau
--  Verified by: Brent Taylor
--  Electrical verification was performed against the following device:
--  Part # PM7324-XI-P
--  Lot # CC621570C
--  Date Code: M9929      
--  using HP3070 Boundary Scan S/W revision B.03.13
--
--  PM7324 BSDL Revison: 1.2 
--
--  Date: Oct 12, 1999
--  Hewlett Packard (Canada) Ltd
--
--  Revision History
--  1.0 : Released Oct 1, 1999.  Unverified version.
--  1.1 : Released Oct 2, 1999.  Electrically verified version. Fixed errors
--        in ISA(6) and ISA(8) declaration in Boundary Register.
--  1.2 : Released Oct 12, 1999.  Changed the cell descriptions in the 
Boundary
--        Register for inputs IDAT(15), A(1) and A(3) from BC_1 to BC_4.
--
------------------------------------------------------------------------------
--


entity PM7324 is
        generic(PHYSICAL_PIN_MAP : string := "SBGA_432");

port(
        RFCLK                    : in           bit;
        RPOLL                    : in           bit;
        RSOC                     : in           bit;
        RCA_1                    : in           bit;
        RADDR_4_RCA_3            : inout        bit;
        RADDR_3_RCA_2            : inout        bit;
        RADDR_2_RRDENB_4         : out          bit;
        RADDR_1_RRDENB_3         : out          bit;
        RADDR_0_RRDENB_2         : out          bit;
        RAVALID_RCA_4            : inout        bit;
        RRDENB_1                 : out          bit;
        RDAT                     : in           bit_vector(15 downto 0);
        RPRTY                    : in           bit;
        ISYSCLK                  : in           bit;
        ISD                      : inout        bit_vector(63 downto 0);
        ISP                      : inout        bit_vector(7 downto 0);
        ISA                      : out          bit_vector(19 downto 0);
        ISRWB                    : out          bit;
        ISADSB                   : out          bit;
        ISOEB                    : out          bit;
        OFCLK                    : in           bit;
        ORDENB                   : in           bit;
        ODAT                     : out          bit_vector(15 downto 0);
        OPRTY                    : out          bit;
        OSOC                     : out          bit;
        OCA                      : out          bit;
        OTSEN                    : in           bit;
        IFCLK                    : in           bit;
        IPOLL                    : in           bit;
        ISOC                     : in           bit;
        ICA_1                    : out          bit;
        IADDR_4_ICA_3            : inout        bit;
        IADDR_3_ICA_2            : inout        bit;
        IADDR_2_IWRENB_4         : in           bit;
        IADDR_1_IWRENB_3         : in           bit;
        IADDR_0_IWRENB_2         : in           bit;
        IWRENB_1                 : in           bit;
        IAVALID_ICA_4            : inout        bit;
        IDAT                     : in           bit_vector(15 downto 0);
        IPRTY                    : in           bit;
        TFCLK                    : in           bit;
        TPOLL                    : in           bit;
        TSOC                     : out          bit;
        TCA_1                    : in           bit;
        TWRENB_1                 : out          bit;
        TADDR_0_TWRENB_2         : out          bit;
        TADDR_1_TWRENB_3         : out          bit;
        TADDR_2_TWRENB_4         : out          bit;
        TADDR_3_TCA_2            : inout        bit;
        TADDR_4_TCA_3            : inout        bit;
        TAVALID_TCA_4            : inout        bit;
        TDAT                     : out          bit_vector(15 downto 0);
        TPRTY                    : out          bit;
        ESYSCLK                  : in           bit;
        ESD                      : inout        bit_vector(31 downto 0);
        ESP                      : inout        bit_vector(3 downto 0);
        ESA                      : out          bit_vector(19 downto 0);
        ESRWB                    : out          bit;
        ESADSB                   : out          bit;
        ESOEB                    : out          bit;
        CSB                      : in           bit;
        RDB                      : in           bit;
        WRB                      : in           bit;
        IDREQ                    : out          bit;
        EDREQ                    : out          bit;
        BUSYB                    : out          bit;
        D                        : inout        bit_vector(15 downto 0);
        A                        : in           bit_vector(11 downto 0);
        ALE                      : in           bit;
        HALFSECCLK               : in           bit;
        INTB                     : out          bit;
        RSTB                     : in           bit;
        TCK                      : in           bit;
        TMS                      : in           bit;
        TDI                      : in           bit;
        TDO                      : out          bit;
        TRSTB                    : in           bit;
        VBIAS                    : linkage      bit;
        VDD                      : linkage      bit_vector(1 to 40);
        GND                      : linkage      bit_vector(1 to 48);
        NC                       : linkage      bit_vector(1 to 38)
  );

use STD_1149_1_1990.all;
use PMC_Sierra_Cells.all;

attribute PIN_MAP of PM7324 : entity is PHYSICAL_PIN_MAP;

constant SBGA_432 : PIN_MAP_STRING := -- Define pin out for SBGA 432 pins

        "RFCLK             : U3, "&
        "RPOLL             : U4, "&
        "RSOC              : V2, "&
        "RCA_1             : U2, "&
        "RRDENB_1          : U1, "&
        "RADDR_4_RCA_3     : R3, "&
        "RADDR_3_RCA_2     : T1, "&
        "RADDR_2_RRDENB_4  : T2, "&
        "RADDR_1_RRDENB_3  : T3, "&
        "RADDR_0_RRDENB_2  : T4, "&
        "RAVALID_RCA_4     : R4, "&
        "RDAT              : 
(W1,W2,W3,Y1,Y2,W4,Y3,AA1,AA2,Y4,AA3,AB1,AB2,AA4,AB3,AC1), "&
        "RPRTY             : V3, "&
        "ISYSCLK           : AH21, "&
        "ISD               : 
(AG1,AG2,AF4,AG3,AH1,AJ5,AH6,AK5,AL5,AJ6,AK6,AL6,AJ7,AH8,AK7,AL7,AJ8,AH9,AK8,A
L8,AJ9,AK9,AL9,AJ10,AH11,AK10,AL10,AJ11,AH12,AK11,AL11,AJ12,AH13,AK12,AL12,AJ1
3,AK13,AL13,AJ14,AK14,AH15,AJ15,AL16,AK16,AJ16,AH16,AL17,AK17,AJ17,AK18,AH17,A
J18,AL19,AK19,AJ19,AL20,AK20,AH19,AJ20,AL21,AK21,AH20,AJ21,AL22), "&
        "ISP               : (AD3,AE1,AE2,AD4,AE3,AF1,AF2,AF3), "&
        "ISA               : 
(AJ23,AL24,AK24,AH23,AJ24,AL25,AK25,AH24,AJ25,AL26,AK26,AJ26,AL27,AK27,AH26,AJ
27,AH31,AG29,AF28,AG30), "&
        "ISRWB             : AJ22, "&
        "ISADSB            : AK23, "&
        "ISOEB             : AL23, "&
        "OFCLK             : AA29, "&
        "ORDENB            : Y28, "&
        "ODAT              : 
(AG31,AF29,AF30,AF31,AE29,AD28,AE30,AE31,AD29,AC28,AD30,AD31,AC29,AC30,AC31,AB
29), "&
        "OPRTY             : AA28, "&
        "OSOC              : AB30, "&
        "OCA               : AB31, "&
        "OTSEN             : AA30, "&
        "IFCLK             : V30, "&
        "IPOLL             : V29, "&
        "ISOC              : U28, "&
        "ICA_1             : W31, "&
        "IADDR_4_ICA_3     : Y29, "&
        "IADDR_3_ICA_2     : W28, "&
        "IADDR_2_IWRENB_4  : Y30, "&
        "IADDR_1_IWRENB_3  : Y31, "&
        "IADDR_0_IWRENB_2  : W29, "&
        "IWRENB_1          : W30, "&
        "IAVALID_ICA_4     : AA31, "&
        "IDAT              : 
(N28,M30,M31,N29,N30,N31,P29,R28,P30,R29,R30,R31,T28,T29,T30,T31), "&
        "IPRTY             : U29, "&
        "TFCLK             : L1, "&
        "TPOLL             : L2, "&
        "TSOC              : M3, "&
        "TCA_1             : N4, "&
        "TWRENB_1          : M2, "&
        "TADDR_0_TWRENB_2  : M1, "&
        "TADDR_1_TWRENB_3  : N3, "&
        "TADDR_2_TWRENB_4  : N2, "&
        "TADDR_3_TCA_2     : N1, "&
        "TADDR_4_TCA_3     : P3, "&
        "TAVALID_TCA_4     : P2, "&
        "TDAT              : 
(G3,H4,G2,G1,H3,J4,H2,H1,J3,J2,J1,K3,L4,K2,K1,L3), "&
        "TPRTY             : M4, "&
        "ESYSCLK           : B9, "&
        "ESD               : 
(B19,A19,C18,B18,D17,C17,A16,B16,C16,D16,A15,B15,C15,B14,D15,C14,A13,B13,C13,A
12,B12,D13,C12,A11,B11,D12,C11,A10,B10,D11,C10,A9), "&
        "ESP               : (D19,B20,A20,C19), "&
        "ESA               : 
(D9,C8,A7,B7,D8,C7,A6,B6,C6,A5,B5,D6,D1,E3,F4,E2,E1,F3,F2,F1), "&
        "ESRWB             : C9, "&
        "ESADSB            : B8, "&
        "ESOEB             : A8, "&
        "CSB               : C24, "&
        "RDB               : B24, "&
        "WRB               : D23, "&
        "IDREQ             : K30, "&
        "EDREQ             : L28, "&
        "BUSYB             : K29, "&
        "D                 : 
(J31,J30,J29,H31,H30,J28,H29,G31,G30,H28,G29,F31,F30,F29,E31,E30), "&
        "A                 : 
(C23,B23,A23,C22,D21,B22,A22,C21,D20,B21,A21,C20), "&
        "ALE               : A24, "&
        "HALFSECCLK        : AK22, "&
        "INTB              : K31, "&
        "RSTB              : A25, "&
        "TCK               : L30, "&
        "TMS               : M29, "&
        "TDI               : L31, "&
        "TDO               : M28, "&
        "TRSTB             : L29, "&
        "VBIAS             : B25, "&
        "VDD               : 
(A1,A31,B2,B30,C3,C29,D4,D7,D10,D14,D18,D22,D25,D28,G4,G28,K4,K28,P4,P28,V4,V2
8,AB4,AE4,AB28,AE28,AH4,AH7,AH10,AH14,AH18,AH22,AH25,AH28,AJ3,AJ29,AK2,AK30,AL
1,AL31), "&
        "GND               : 
(A2,A3,A14,A17,A18,A29,A30,B1,B3,B17,B29,B31,C1,C2,C4,C28,C30,C31,D3,D29,P1,P3
1,R1,R2,U30,U31,V1,V31,AH3,AH29,AJ1,AJ2,AJ4,AJ30,AJ28,AJ31,AK1,AK3,AK15,AK29,A
K31,AL2,AL14,AL15,AL18,AL29,AL30,AL3), "&
        "NC                : 
(A28,A27,A26,A4,B28,B27,B26,B4,C27,C26,C25,C5,D31,D30,D27,D26,D24,D5,D2,E29,E2
8,E4,F28,AG28,AH30,AH27,AK28,AL28,AC2,AC3,AC4,AD1,AD2,AG4,AH2,AH5,AK4,AL4)";


attribute Tap_Scan_In of        TDI     : signal is true;
attribute Tap_Scan_Mode of      TMS     : signal is true;
attribute Tap_Scan_Out of       TDO     : signal is true;
attribute Tap_Scan_Reset of     TRSTB   : signal is true;
attribute Tap_Scan_Clock of     TCK     : signal is (1.0e6,BOTH);

attribute Instruction_Length of PM7324: entity is 3;

attribute Instruction_Opcode of PM7324: entity is
        "EXTEST (000)," &
        "SAMPLE (010)," &
        "IDCODE (001)," &
        "BYPASS (011,100,110,111)," &
        "STCTEST (101)";

attribute Instruction_Capture of PM7324: entity is "001";

attribute Idcode_Register of PM7324: entity is
        "0001"                  &-- 4 bit version = 1H
        "0111001100100100"      &-- 16 bit part number = 7324H
        "00001100110"           &-- 11 bit manufacturer`s code
        "1";                     -- mandatory LSB by the standard

attribute Register_Access of PM7324: entity is
        "Boundary (STCTEST)";

attribute Boundary_Length of PM7324: entity is 316;
attribute Boundary_Cells of PM7324: entity is "BC_1,BC_4,cele0";

attribute Boundary_Register of PM7324: entity is
-- num   cell   port              function  safe[ccell disval rslt]

"0      (BC_1,  *,                CONTROL, 1)," &
"1      (BC_1,  *,                CONTROL, 1)," &
"2      (BC_4,  IDAT(15),         INPUT, X)," &
"3      (BC_4,  IDAT(14),         INPUT, X)," &
"4      (BC_4,  IDAT(13),         INPUT, X)," &
"5      (BC_4,  IDAT(12),         INPUT, X)," &
"6      (BC_4,  IDAT(11),         INPUT, X)," &
"7      (BC_4,  IDAT(10),         INPUT, X)," &
"8      (BC_4,  IDAT(9),          INPUT, X)," &
"9      (BC_4,  IDAT(8),          INPUT, X)," &
"10     (BC_4,  IDAT(7),          INPUT, X)," &
"11     (BC_4,  IDAT(6),          INPUT, X)," &
"12     (BC_4,  IDAT(5),          INPUT, X)," &
"13     (BC_4,  IDAT(4),          INPUT, X)," &
"14     (BC_4,  IDAT(3),          INPUT, X)," &
"15     (BC_4,  IDAT(2),          INPUT, X)," &
"16     (BC_4,  IDAT(1),          INPUT, X)," &
"17     (BC_4,  IDAT(0),          INPUT, X)," &
"18     (BC_4,  IPRTY,            INPUT, X)," &
"19     (BC_4,  ISOC,             INPUT, X)," &
"20     (BC_4,  IFCLK,            INPUT, X)," &
"21     (BC_4,  IPOLL,            INPUT, X)," &
"22     (BC_1,  ICA_1,            OUTPUT3, X, 1, 1, Z)," &
"23     (BC_4,  IWRENB_1,         INPUT, X)," &
"24     (BC_4,  IADDR_0_IWRENB_2, INPUT, X)," &
"25     (BC_4,  IADDR_1_IWRENB_3, INPUT, X)," &
"26     (BC_4,  IADDR_2_IWRENB_4, INPUT, X)," &
"27     (BC_1,  *,                CONTROL, 1)," &
"28     (cele0, IADDR_3_ICA_2,    BIDIR, X, 27, 1, Z)," &
"29     (BC_1,  *,                CONTROL, 1)," &
"30     (cele0, IADDR_4_ICA_3,    BIDIR, X, 29, 1, Z)," &
"31     (BC_1,  *,                CONTROL, 1)," &
"32     (cele0, IAVALID_ICA_4,    BIDIR, X, 31, 1, Z)," &
"33     (BC_4,  OTSEN,            INPUT, X)," &
"34     (BC_4,  ORDENB,           INPUT, X)," &
"35     (BC_4,  OFCLK,            INPUT, X)," &
"36     (BC_1,  OCA,              OUTPUT3, X, 1, 1, Z)," &
"37     (BC_1,  OSOC,             OUTPUT3, X, 0, 1, Z)," &
"38     (BC_1,  OPRTY,            OUTPUT3, X, 0, 1, Z)," &
"39     (BC_1,  ODAT(0),          OUTPUT3, X, 0, 1, Z)," &
"40     (BC_1,  ODAT(1),          OUTPUT3, X, 0, 1, Z)," &
"41     (BC_1,  ODAT(2),          OUTPUT3, X, 0, 1, Z)," &
"42     (BC_1,  ODAT(3),          OUTPUT3, X, 0, 1, Z)," &
"43     (BC_1,  ODAT(4),          OUTPUT3, X, 0, 1, Z)," &
"44     (BC_1,  ODAT(5),          OUTPUT3, X, 0, 1, Z)," &
"45     (BC_1,  ODAT(6),          OUTPUT3, X, 0, 1, Z)," &
"46     (BC_1,  ODAT(7),          OUTPUT3, X, 0, 1, Z)," &
"47     (BC_1,  ODAT(8),          OUTPUT3, X, 0, 1, Z)," &
"48     (BC_1,  ODAT(9),          OUTPUT3, X, 0, 1, Z)," &
"49     (BC_1,  ODAT(10),         OUTPUT3, X, 0, 1, Z)," &
"50     (BC_1,  ODAT(11),         OUTPUT3, X, 0, 1, Z)," &
"51     (BC_1,  ODAT(12),         OUTPUT3, X, 0, 1, Z)," &
"52     (BC_1,  ODAT(13),         OUTPUT3, X, 0, 1, Z)," &
"53     (BC_1,  ODAT(14),         OUTPUT3, X, 0, 1, Z)," &
"54     (BC_1,  ODAT(15),         OUTPUT3, X, 0, 1, Z)," &
"55     (BC_1,  ISA(0),           OUTPUT3, X, 1, 1, Z)," &
"56     (BC_1,  ISA(1),           OUTPUT3, X, 1, 1, Z)," &
"57     (BC_1,  ISA(2),           OUTPUT3, X, 1, 1, Z)," &
"58     (BC_1,  ISA(3),           OUTPUT3, X, 1, 1, Z)," &
"59     (BC_1,  ISA(4),           OUTPUT3, X, 1, 1, Z)," &
"60     (BC_1,  ISA(5),           OUTPUT3, X, 1, 1, Z)," &
"61     (BC_1,  ISA(6),           OUTPUT3, X, 1, 1, Z)," &
"62     (BC_1,  ISA(7),           OUTPUT3, X, 1, 1, Z)," &
"63     (BC_1,  ISA(8),           OUTPUT3, X, 1, 1, Z)," &
"64     (BC_1,  ISA(9),           OUTPUT3, X, 1, 1, Z)," &
"65     (BC_1,  ISA(10),          OUTPUT3, X, 1, 1, Z)," &
"66     (BC_1,  ISA(11),          OUTPUT3, X, 1, 1, Z)," &
"67     (BC_1,  ISA(12),          OUTPUT3, X, 1, 1, Z)," &
"68     (BC_1,  ISA(13),          OUTPUT3, X, 1, 1, Z)," &
"69     (BC_1,  ISA(14),          OUTPUT3, X, 1, 1, Z)," &
"70     (BC_1,  ISA(15),          OUTPUT3, X, 1, 1, Z)," &
"71     (BC_1,  ISA(16),          OUTPUT3, X, 1, 1, Z)," &
"72     (BC_1,  ISA(17),          OUTPUT3, X, 1, 1, Z)," &
"73     (BC_1,  ISA(18),          OUTPUT3, X, 1, 1, Z)," &
"74     (BC_1,  ISA(19),          OUTPUT3, X, 1, 1, Z)," &
"75     (BC_1,  ISADSB,           OUTPUT3, X, 1, 1, Z)," &
"76     (BC_1,  ISOEB,            OUTPUT3, X, 1, 1, Z)," &
"77     (BC_1,  ISRWB,            OUTPUT3, X, 1, 1, Z)," &
"78     (BC_4,  ISYSCLK,          INPUT, X)," &
"79     (BC_4,  HALFSECCLK,       INPUT, X)," &
"80     (BC_1,  *,                CONTROL, 1)," &
"81     (cele0, ISD(0),           BIDIR, X, 80, 1, Z)," &
"82     (cele0, ISD(1),           BIDIR, X, 80, 1, Z)," &
"83     (cele0, ISD(2),           BIDIR, X, 80, 1, Z)," &
"84     (cele0, ISD(3),           BIDIR, X, 80, 1, Z)," &
"85     (cele0, ISD(4),           BIDIR, X, 80, 1, Z)," &
"86     (cele0, ISD(5),           BIDIR, X, 80, 1, Z)," &
"87     (cele0, ISD(6),           BIDIR, X, 80, 1, Z)," &
"88     (cele0, ISD(7),           BIDIR, X, 80, 1, Z)," &
"89     (cele0, ISD(8),           BIDIR, X, 80, 1, Z)," &
"90     (cele0, ISD(9),           BIDIR, X, 80, 1, Z)," &
"91     (cele0, ISD(10),          BIDIR, X, 80, 1, Z)," &
"92     (cele0, ISD(11),          BIDIR, X, 80, 1, Z)," &
"93     (cele0, ISD(12),          BIDIR, X, 80, 1, Z)," &
"94     (cele0, ISD(13),          BIDIR, X, 80, 1, Z)," &
"95     (cele0, ISD(14),          BIDIR, X, 80, 1, Z)," &
"96     (cele0, ISD(15),          BIDIR, X, 80, 1, Z)," &
"97     (cele0, ISD(16),          BIDIR, X, 80, 1, Z)," &
"98     (cele0, ISD(17),          BIDIR, X, 80, 1, Z)," &
"99     (cele0, ISD(18),          BIDIR, X, 80, 1, Z)," &
"100    (cele0, ISD(19),          BIDIR, X, 80, 1, Z)," &
"101    (cele0, ISD(20),          BIDIR, X, 80, 1, Z)," &
"102    (cele0, ISD(21),          BIDIR, X, 80, 1, Z)," &
"103    (cele0, ISD(22),          BIDIR, X, 80, 1, Z)," &
"104    (cele0, ISD(23),          BIDIR, X, 80, 1, Z)," &
"105    (cele0, ISD(24),          BIDIR, X, 80, 1, Z)," &
"106    (cele0, ISD(25),          BIDIR, X, 80, 1, Z)," &
"107    (cele0, ISD(26),          BIDIR, X, 80, 1, Z)," &
"108    (cele0, ISD(27),          BIDIR, X, 80, 1, Z)," &
"109    (cele0, ISD(28),          BIDIR, X, 80, 1, Z)," &
"110    (cele0, ISD(29),          BIDIR, X, 80, 1, Z)," &
"111    (cele0, ISD(30),          BIDIR, X, 80, 1, Z)," &
"112    (cele0, ISD(31),          BIDIR, X, 80, 1, Z)," &
"113    (cele0, ISD(32),          BIDIR, X, 80, 1, Z)," &
"114    (cele0, ISD(33),          BIDIR, X, 80, 1, Z)," &
"115    (cele0, ISD(34),          BIDIR, X, 80, 1, Z)," &
"116    (cele0, ISD(35),          BIDIR, X, 80, 1, Z)," &
"117    (cele0, ISD(36),          BIDIR, X, 80, 1, Z)," &
"118    (cele0, ISD(37),          BIDIR, X, 80, 1, Z)," &
"119    (cele0, ISD(38),          BIDIR, X, 80, 1, Z)," &
"120    (cele0, ISD(39),          BIDIR, X, 80, 1, Z)," &
"121    (cele0, ISD(40),          BIDIR, X, 80, 1, Z)," &
"122    (cele0, ISD(41),          BIDIR, X, 80, 1, Z)," &
"123    (cele0, ISD(42),          BIDIR, X, 80, 1, Z)," &
"124    (cele0, ISD(43),          BIDIR, X, 80, 1, Z)," &
"125    (cele0, ISD(44),          BIDIR, X, 80, 1, Z)," &
"126    (cele0, ISD(45),          BIDIR, X, 80, 1, Z)," &
"127    (cele0, ISD(46),          BIDIR, X, 80, 1, Z)," &
"128    (cele0, ISD(47),          BIDIR, X, 80, 1, Z)," &
"129    (cele0, ISD(48),          BIDIR, X, 80, 1, Z)," &
"130    (cele0, ISD(49),          BIDIR, X, 80, 1, Z)," &
"131    (cele0, ISD(50),          BIDIR, X, 80, 1, Z)," &
"132    (cele0, ISD(51),          BIDIR, X, 80, 1, Z)," &
"133    (cele0, ISD(52),          BIDIR, X, 80, 1, Z)," &
"134    (cele0, ISD(53),          BIDIR, X, 80, 1, Z)," &
"135    (cele0, ISD(54),          BIDIR, X, 80, 1, Z)," &
"136    (cele0, ISD(55),          BIDIR, X, 80, 1, Z)," &
"137    (cele0, ISD(56),          BIDIR, X, 80, 1, Z)," &
"138    (cele0, ISD(57),          BIDIR, X, 80, 1, Z)," &
"139    (cele0, ISD(58),          BIDIR, X, 80, 1, Z)," &
"140    (cele0, ISD(59),          BIDIR, X, 80, 1, Z)," &
"141    (cele0, ISD(60),          BIDIR, X, 80, 1, Z)," &
"142    (cele0, ISD(61),          BIDIR, X, 80, 1, Z)," &
"143    (cele0, ISD(62),          BIDIR, X, 80, 1, Z)," &
"144    (cele0, ISD(63),          BIDIR, X, 80, 1, Z)," &
"145    (BC_1,  *,                CONTROL, 1)," &
"146    (cele0, ISP(0),           BIDIR, X, 145, 1, Z)," & 
"147    (cele0, ISP(1),           BIDIR, X, 145, 1, Z)," & 
"148    (cele0, ISP(2),           BIDIR, X, 145, 1, Z)," &  
"149    (cele0, ISP(3),           BIDIR, X, 145, 1, Z)," &   
"150    (cele0, ISP(4),           BIDIR, X, 145, 1, Z)," &   
"151    (cele0, ISP(5),           BIDIR, X, 145, 1, Z)," &
"152    (cele0, ISP(6),           BIDIR, X, 145, 1, Z)," &
"153    (cele0, ISP(7),           BIDIR, X, 145, 1, Z)," &
"154    (BC_4,  RDAT(0),          INPUT, X)," &
"155    (BC_4,  RDAT(1),          INPUT, X)," &
"156    (BC_4,  RDAT(2),          INPUT, X)," &
"157    (BC_4,  RDAT(3),          INPUT, X)," &
"158    (BC_4,  RDAT(4),          INPUT, X)," &
"159    (BC_4,  RDAT(5),          INPUT, X)," &
"160    (BC_4,  RDAT(6),          INPUT, X)," &
"161    (BC_4,  RDAT(7),          INPUT, X)," &
"162    (BC_4,  RDAT(8),          INPUT, X)," &
"163    (BC_4,  RDAT(9),          INPUT, X)," &
"164    (BC_4,  RDAT(10),         INPUT, X)," &
"165    (BC_4,  RDAT(11),         INPUT, X)," &
"166    (BC_4,  RDAT(12),         INPUT, X)," &
"167    (BC_4,  RDAT(13),         INPUT, X)," &
"168    (BC_4,  RDAT(14),         INPUT, X)," &
"169    (BC_4,  RDAT(15),         INPUT, X)," &
"170    (BC_4,  RPRTY,            INPUT, X)," &
"171    (BC_4,  RPOLL,            INPUT, X)," &
"172    (BC_4,  RSOC,             INPUT, X)," &
"173    (BC_4,  RFCLK,            INPUT, X)," &
"174    (BC_4,  RCA_1,            INPUT, X)," &
"175    (BC_1,  RRDENB_1,         OUTPUT3, X, 1, 1, Z)," &
"176    (BC_1,  RADDR_0_RRDENB_2, OUTPUT3, X, 1, 1, Z)," &
"177    (BC_1,  RADDR_1_RRDENB_3, OUTPUT3, X, 1, 1, Z)," &
"178    (BC_1,  RADDR_2_RRDENB_4, OUTPUT3, X, 1, 1, Z)," &
"179    (BC_1,  *,                CONTROL, 1)," &               
"180    (cele0, RADDR_3_RCA_2,    BIDIR, X, 179, 1, Z)," &
"181    (BC_1,  *,                CONTROL, 1)," &            
"182    (cele0, RADDR_4_RCA_3 ,   BIDIR, X, 181, 1, Z)," &
"183    (BC_1,  *,                CONTROL, 1)," &
"184    (cele0, RAVALID_RCA_4,    BIDIR, X, 183, 1, Z)," &
"185    (BC_1,  *,                CONTROL, 1)," &
"186    (cele0, TAVALID_TCA_4,    BIDIR, X, 185, 1, Z)," &
"187    (BC_1,  *,                CONTROL, 1)," &
"188    (cele0, TADDR_4_TCA_3,    BIDIR, X, 187, 1, Z)," &
"189    (BC_1,  *,                CONTROL, 1)," &
"190    (cele0, TADDR_3_TCA_2,    BIDIR, X, 189, 1, Z)," &
"191    (BC_1,  TADDR_2_TWRENB_4, OUTPUT3, X, 1, 1, Z)," &
"192    (BC_1,  TADDR_1_TWRENB_3, OUTPUT3, X, 1, 1, Z)," &
"193    (BC_1,  TADDR_0_TWRENB_2, OUTPUT3, X, 1, 1, Z)," &
"194    (BC_1,  TWRENB_1,         OUTPUT3, X, 1, 1, Z)," &
"195    (BC_4,  TCA_1,            INPUT, X)," &
"196    (BC_1,  TSOC,             OUTPUT3, X, 1, 1, Z)," &
"197    (BC_4,  TFCLK,            INPUT, X)," &
"198    (BC_4,  TPOLL,            INPUT, X)," &
"199    (BC_1,  TPRTY,            OUTPUT3, X, 1, 1, Z)," &
"200    (BC_1,  TDAT(0),          OUTPUT3, X, 1, 1, Z)," &
"201    (BC_1,  TDAT(1),          OUTPUT3, X, 1, 1, Z)," &
"202    (BC_1,  TDAT(2),          OUTPUT3, X, 1, 1, Z)," &
"203    (BC_1,  TDAT(3),          OUTPUT3, X, 1, 1, Z)," &
"204    (BC_1,  TDAT(4),          OUTPUT3, X, 1, 1, Z)," &
"205    (BC_1,  TDAT(5),          OUTPUT3, X, 1, 1, Z)," &
"206    (BC_1,  TDAT(6),          OUTPUT3, X, 1, 1, Z)," &
"207    (BC_1,  TDAT(7),          OUTPUT3, X, 1, 1, Z)," &
"208    (BC_1,  TDAT(8),          OUTPUT3, X, 1, 1, Z)," &
"209    (BC_1,  TDAT(9),          OUTPUT3, X, 1, 1, Z)," &
"210    (BC_1,  TDAT(10),         OUTPUT3, X, 1, 1, Z)," &
"211    (BC_1,  TDAT(11),         OUTPUT3, X, 1, 1, Z)," &
"212    (BC_1,  TDAT(12),         OUTPUT3, X, 1, 1, Z)," &
"213    (BC_1,  TDAT(13),         OUTPUT3, X, 1, 1, Z)," &
"214    (BC_1,  TDAT(14),         OUTPUT3, X, 1, 1, Z)," &
"215    (BC_1,  TDAT(15),         OUTPUT3, X, 1, 1, Z)," &
"216    (BC_1,  ESA(0),           OUTPUT3, X, 1, 1, Z)," &
"217    (BC_1,  ESA(1),           OUTPUT3, X, 1, 1, Z)," &
"218    (BC_1,  ESA(2),           OUTPUT3, X, 1, 1, Z)," &
"219    (BC_1,  ESA(3),           OUTPUT3, X, 1, 1, Z)," &
"220    (BC_1,  ESA(4),           OUTPUT3, X, 1, 1, Z)," &
"221    (BC_1,  ESA(5),           OUTPUT3, X, 1, 1, Z)," &
"222    (BC_1,  ESA(6),           OUTPUT3, X, 1, 1, Z)," &
"223    (BC_1,  ESA(7),           OUTPUT3, X, 1, 1, Z)," &
"224    (BC_1,  ESA(8),           OUTPUT3, X, 1, 1, Z)," &
"225    (BC_1,  ESA(9),           OUTPUT3, X, 1, 1, Z)," &
"226    (BC_1,  ESA(10),          OUTPUT3, X, 1, 1, Z)," &
"227    (BC_1,  ESA(11),          OUTPUT3, X, 1, 1, Z)," &
"228    (BC_1,  ESA(12),          OUTPUT3, X, 1, 1, Z)," &
"229    (BC_1,  ESA(13),          OUTPUT3, X, 1, 1, Z)," &
"230    (BC_1,  ESA(14),          OUTPUT3, X, 1, 1, Z)," &
"231    (BC_1,  ESA(15),          OUTPUT3, X, 1, 1, Z)," &
"232    (BC_1,  ESA(16),          OUTPUT3, X, 1, 1, Z)," &
"233    (BC_1,  ESA(17),          OUTPUT3, X, 1, 1, Z)," &
"234    (BC_1,  ESA(18),          OUTPUT3, X, 1, 1, Z)," &
"235    (BC_1,  ESA(19),          OUTPUT3, X, 1, 1, Z)," &
"236    (BC_1,  ESADSB,           OUTPUT3, X, 1, 1, Z)," &
"237    (BC_1,  ESOEB,            OUTPUT3, X, 1, 1, Z)," &
"238    (BC_1,  ESRWB,            OUTPUT3, X, 1, 1, Z)," &
"239    (BC_4,  ESYSCLK,          INPUT, X)," &
"240    (BC_1,  *,                CONTROL, 1)," &  
"241    (cele0, ESD(0),           BIDIR, X, 240, 1, Z)," &
"242    (cele0, ESD(1),           BIDIR, X, 240, 1, Z)," &
"243    (cele0, ESD(2),           BIDIR, X, 240, 1, Z)," &
"244    (cele0, ESD(3),           BIDIR, X, 240, 1, Z)," &
"245    (cele0, ESD(4),           BIDIR, X, 240, 1, Z)," &
"246    (cele0, ESD(5),           BIDIR, X, 240, 1, Z)," &
"247    (cele0, ESD(6),           BIDIR, X, 240, 1, Z)," &
"248    (cele0, ESD(7),           BIDIR, X, 240, 1, Z)," &
"249    (cele0, ESD(8),           BIDIR, X, 240, 1, Z)," &
"250    (cele0, ESD(9),           BIDIR, X, 240, 1, Z)," &
"251    (cele0, ESD(10),          BIDIR, X, 240, 1, Z)," &
"252    (cele0, ESD(11),          BIDIR, X, 240, 1, Z)," &
"253    (cele0, ESD(12),          BIDIR, X, 240, 1, Z)," &
"254    (cele0, ESD(13),          BIDIR, X, 240, 1, Z)," &
"255    (cele0, ESD(14),          BIDIR, X, 240, 1, Z)," &
"256    (cele0, ESD(15),          BIDIR, X, 240, 1, Z)," &
"257    (cele0, ESD(16),          BIDIR, X, 240, 1, Z)," &
"258    (cele0, ESD(17),          BIDIR, X, 240, 1, Z)," &
"259    (cele0, ESD(18),          BIDIR, X, 240, 1, Z)," &
"260    (cele0, ESD(19),          BIDIR, X, 240, 1, Z)," &
"261    (cele0, ESD(20),          BIDIR, X, 240, 1, Z)," &
"262    (cele0, ESD(21),          BIDIR, X, 240, 1, Z)," &
"263    (cele0, ESD(22),          BIDIR, X, 240, 1, Z)," &
"264    (cele0, ESD(23),          BIDIR, X, 240, 1, Z)," &
"265    (cele0, ESD(24),          BIDIR, X, 240, 1, Z)," &
"266    (cele0, ESD(25),          BIDIR, X, 240, 1, Z)," &
"267    (cele0, ESD(26),          BIDIR, X, 240, 1, Z)," &
"268    (cele0, ESD(27),          BIDIR, X, 240, 1, Z)," &
"269    (cele0, ESD(28),          BIDIR, X, 240, 1, Z)," &
"270    (cele0, ESD(29),          BIDIR, X, 240, 1, Z)," &
"271    (cele0, ESD(30),          BIDIR, X, 240, 1, Z)," &
"272    (cele0, ESD(31),          BIDIR, X, 240, 1, Z)," &
"273    (BC_1,  *,                CONTROL, 1)," &
"274    (cele0, ESP(0),           BIDIR, X, 273, 1, Z)," &
"275    (cele0, ESP(1),           BIDIR, X, 273, 1, Z)," &
"276    (cele0, ESP(2),           BIDIR, X, 273, 1, Z)," &
"277    (cele0, ESP(3),           BIDIR, X, 273, 1, Z)," &
"278    (BC_4,  A(0),             INPUT, X)," &
"279    (BC_4,  A(1),             INPUT, X)," &
"280    (BC_4,  A(2),             INPUT, X)," &
"281    (BC_4,  A(3),             INPUT, X)," &
"282    (BC_4,  A(4),             INPUT, X)," &
"283    (BC_4,  A(5),             INPUT, X)," &
"284    (BC_4,  A(6),             INPUT, X)," &
"285    (BC_4,  A(7),             INPUT, X)," &
"286    (BC_4,  A(8),             INPUT, X)," &
"287    (BC_4,  A(9),             INPUT, X)," &
"288    (BC_4,  A(10),            INPUT, X)," &
"289    (BC_4,  A(11),            INPUT, X)," &
"290    (BC_4,  ALE,              INPUT, X)," &
"291    (BC_4,  RDB,              INPUT, X)," &
"292    (BC_4,  WRB,              INPUT, X)," &
"293    (BC_4,  CSB,              INPUT, X)," &
"294    (BC_4,  RSTB,             INPUT, X)," &
"295    (BC_1,  *,                CONTROL, 1)," &
"296    (cele0, D(0),             BIDIR, X, 295, 1, Z)," &
"297    (cele0, D(1),             BIDIR, X, 295, 1, Z)," &
"298    (cele0, D(2),             BIDIR, X, 295, 1, Z)," &
"299    (cele0, D(3),             BIDIR, X, 295, 1, Z)," &
"300    (cele0, D(4),             BIDIR, X, 295, 1, Z)," &
"301    (cele0, D(5),             BIDIR, X, 295, 1, Z)," &
"302    (cele0, D(6),             BIDIR, X, 295, 1, Z)," &
"303    (cele0, D(7),             BIDIR, X, 295, 1, Z)," &
"304    (cele0, D(8),             BIDIR, X, 295, 1, Z)," &
"305    (cele0, D(9),             BIDIR, X, 295, 1, Z)," &
"306    (cele0, D(10),            BIDIR, X, 295, 1, Z)," &
"307    (cele0, D(11),            BIDIR, X, 295, 1, Z)," &
"308    (cele0, D(12),            BIDIR, X, 295, 1, Z)," &
"309    (cele0, D(13),            BIDIR, X, 295, 1, Z)," &
"310    (cele0, D(14),            BIDIR, X, 295, 1, Z)," &
"311    (cele0, D(15),            BIDIR, X, 295, 1, Z)," &
"312    (BC_1,  BUSYB,            OUTPUT3, X, 1, 1, Z)," &
"313    (BC_1,  EDREQ,            OUTPUT3, X, 1, 1, Z)," &
"314    (BC_1,  IDREQ,            OUTPUT3, X, 1, 1, Z)," &
"315    (BC_1,  INTB,             OUTPUT2, 1, 315, 1, weak1)";   

end PM7324;



This library contains 8972 BSDL files (for 7016 distinct entities) from 68 vendors
Last BSDL model (sam4s16b) was added on Dec 7, 2017 14:26
info@bsdl.info