BSDL Files Library for JTAG
The only free public library that contains thousands of BSDL (Boundary Scan Description Language) models to use with BS/JTAG tools

ChipVORX ISP IP for Ultra Fast Flash Programming
BSDL File: PIC24FJ128GA202 Download View details  


-------------------------------------------------------------------------
--                                                                     --
-- Copyright Microchip Technology Inc. 2013. All rights reserved.      --
--                                                                     --
--                                                                     --
--                         IMPORTANT NOTICE                            --
--                                                                     --
--                                                                     --
-- Software License Agreement                                          --
--                                                                     --
-- The software supplied herewith by Microchip Technology Incorporated --
-- (the "Company") for its PICmicro� Microcontroller is intended and   --
-- supplied to you, the Company's customer, for use solely and         --
-- exclusively on Microchip PICmicro Microcontroller products. The     --
-- software is owned by the Company and/or its supplier, and is        --
-- protected under applicable copyright laws. All rights are reserved. --
-- Any use in violation of the foregoing restrictions may subject the  --
-- user to criminal sanctions under applicable laws, as well as to     --
-- civil liability for the breach of the terms and conditions of this  --
-- license.                                                            --
-- THIS SOFTWARE IS PROVIDED IN AN "AS IS" CONDITION. NO WARRANTIES,   --
-- WHETHER EXPRESS, IMPLIED OR STATUTORY, INCLUDING, BUT NOT LIMITED   --
-- TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A         --
-- PARTICULAR PURPOSE APPLY TO THIS SOFTWARE. THE COMPANY SHALL NOT,   --
-- IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL OR          --
-- CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.                   --
-------------------------------------------------------------------------

-- BSDL file

-- File Name: PIC24FJ128GA202.bsd
-- File Revision: Revision: 1.0
-- Date created:  Date: December 13, 2013

-- Device:        PIC24FJ128GA202
-- Silicon Rev:   N/A
-- Package:       28-pin SPDIP, SOIC, SSOP

-- Notes:
-- 1. The behavior of the Oscillator Boundary Scan cells are dependant
--    on the Oscillator Fuse settings, and therefore caution must be used
--    when controlling the BSC's on RA3, RA2.

-- ************************************************************************
-- *                             PORT DEFINITIONS                         *
-- ************************************************************************

entity PIC24FJ128GA202 is
  generic (PHYSICAL_PIN_MAP : string := "DIP28");

port (
 AVSS           : linkage bit ;
 NMCLR          : in      bit ;
 RA0            : inout   bit ;
 RA1            : inout   bit ;
 RA2            : inout   bit ;
 RA3            : inout   bit ;
 RA4            : in      bit ;
 RB0            : inout   bit ;
 RB1            : inout   bit ;
 RB2            : inout   bit ;
 RB3            : inout   bit ;
 RB4            : in      bit ;
 RB5            : inout   bit ;
 RB6            : inout   bit ;
 RB7            : inout   bit ;
 RB12           : inout   bit ;
 RB13           : inout   bit ;
 RB14           : inout   bit ;
 RB15           : inout   bit ;
 TCK            : in      bit ;
 TDI            : in      bit ;
 TDO            : out     bit ;
 TMS            : in      bit ;
 VBAT           : linkage bit ;
 VCAP1          : linkage bit ;
 VDD1A          : linkage bit ;
 VDD2           : linkage bit ;
 VSS2           : linkage bit 

);

use STD_1149_1_2001.all;

attribute COMPONENT_CONFORMANCE of PIC24FJ128GA202 : entity is "STD_1149_1_2001";

-- *********************************************************************
-- *                             PIN MAPPING                           *
-- *********************************************************************

attribute PIN_MAP of PIC24FJ128GA202 : entity is PHYSICAL_PIN_MAP;

constant SPDIP28 : PIN_MAP_STRING :=
--I/O Pins
" VDD1A:             28      ,"&
" AVSS:              27      ,"&
" RB15:              26      ,"&
" RB14:              25      ,"&
" RB13:              24      ,"&
" RB12:              23      ,"&
" TMS:               22      ,"&
" TDI:               21      ,"&
" VCAP1:             20      ,"&
" VBAT:              19      ,"&
" TDO:               18      ,"&
" TCK:               17      ,"&
" RB7:               16      ,"&
" RB6:               15      ,"&
" RB5:               14      ,"&
" VDD2:              13      ,"&
" RA4:               12      ,"&
" RB4:               11      ,"&
" RA3:               10      ,"&
" RA2:               9       ,"&
" VSS2:              8       ,"&
" RB3:               7       ,"&
" RB2:               6       ,"&
" RB1:               5       ,"&
" RB0:               4       ,"&
" RA1:               3       ,"&
" RA0:               2       ,"&
" NMCLR:             1       ";

constant SOIC28 : PIN_MAP_STRING :=
--I/O Pins
" VDD1A:             28      ,"&
" AVSS:              27      ,"&
" RB15:              26      ,"&
" RB14:              25      ,"&
" RB13:              24      ,"&
" RB12:              23      ,"&
" TMS:               22      ,"&
" TDI:               21      ,"&
" VCAP1:             20      ,"&
" VBAT:              19      ,"&
" TDO:               18      ,"&
" TCK:               17      ,"&
" RB7:               16      ,"&
" RB6:               15      ,"&
" RB5:               14      ,"&
" VDD2:              13      ,"&
" RA4:               12      ,"&
" RB4:               11      ,"&
" RA3:               10      ,"&
" RA2:               9       ,"&
" VSS2:              8       ,"&
" RB3:               7       ,"&
" RB2:               6       ,"&
" RB1:               5       ,"&
" RB0:               4       ,"&
" RA1:               3       ,"&
" RA0:               2       ,"&
" NMCLR:             1       ";

constant SSOP28 : PIN_MAP_STRING :=
--I/O Pins
" VDD1A:             28      ,"&
" AVSS:              27      ,"&
" RB15:              26      ,"&
" RB14:              25      ,"&
" RB13:              24      ,"&
" RB12:              23      ,"&
" TMS:               22      ,"&
" TDI:               21      ,"&
" VCAP1:             20      ,"&
" VBAT:              19      ,"&
" TDO:               18      ,"&
" TCK:               17      ,"&
" RB7:               16      ,"&
" RB6:               15      ,"&
" RB5:               14      ,"&
" VDD2:              13      ,"&
" RA4:               12      ,"&
" RB4:               11      ,"&
" RA3:               10      ,"&
" RA2:               9       ,"&
" VSS2:              8       ,"&
" RB3:               7       ,"&
" RB2:               6       ,"&
" RB1:               5       ,"&
" RB0:               4       ,"&
" RA1:               3       ,"&
" RA0:               2       ,"&
" NMCLR:             1       ";

-- *********************************************************************
-- *                       IEEE 1149.1 TAP PORTS                       *
-- *********************************************************************

attribute TAP_SCAN_IN of TDI     : signal is true;
attribute TAP_SCAN_MODE of TMS   : signal is true;
attribute TAP_SCAN_OUT of TDO    : signal is true;
attribute TAP_SCAN_CLOCK of TCK  : signal is (10.00e6,BOTH);

-- *********************************************************************
-- *                   INSTRUCTIONS AND REGISTER ACCESS                *
-- *********************************************************************

attribute INSTRUCTION_LENGTH of PIC24FJ128GA202 : entity is 4;

attribute INSTRUCTION_OPCODE of PIC24FJ128GA202 : entity is
  "BYPASS       (1111),"&
  "EXTEST       (0011),"&
  "SAMPLE       (0001),"&
  "PRELOAD      (0001),"&
  "IDCODE       (0010),"&
  "MCHP_CMD     (1000),"&
  "MCHP_SCAN    (0111),"&
  "MCHP_EXEC    (1001),"&
  "MCHP_JDATA   (1010),"&
  "HIGHZ        (0100)";

attribute INSTRUCTION_CAPTURE of PIC24FJ128GA202 : entity is "0001";

attribute IDCODE_REGISTER of PIC24FJ128GA202 : entity is
 "XXXX"             &     -- Version - With a MASK on device revision
 "0100110001011010" &     -- Part number
 "00000101001"      &     -- Manufacturer ID = 00000101001
 "1";                     -- Required by IEEE std 1149.1-2001

attribute REGISTER_ACCESS of PIC24FJ128GA202 : entity is
"BOUNDARY (PRELOAD,SAMPLE,EXTEST),"&
"BYPASS (BYPASS,HIGHZ),"&
"MCHP_CMD[4] (MCHP_CMD,MCHP_SCAN),"&
"MCHP_EXEC[4] (MCHP_EXEC,MCHP_JDATA),"&
"DEVICE_ID (IDCODE)";

-- *********************************************************************
-- *                    BOUNDARY SCAN CELL INFORMATION                 *
-- *********************************************************************

attribute BOUNDARY_LENGTH of PIC24FJ128GA202 : entity is 54;
attribute BOUNDARY_REGISTER of PIC24FJ128GA202 : entity is

--BSC group 0 for I/O pin 15
" 0   ( BC_1 , RB6, input, X)," &
" 1   ( BC_1 , *, control, 0)," &
" 2   ( BC_1 , RB6, output3, X, 1, 0, Z)," &

--BSC group 1 for I/O pin 14
" 3   ( BC_1 , RB5, input, X)," &
" 4   ( BC_1 , *, control, 0)," &
" 5   ( BC_1 , RB5, output3, X, 4, 0, Z)," &

--BSC group 2 for I/O pin 12
" 6   ( BC_1 , RA4, input, X)," &
" 7   ( BC_4 , *, internal, X)," &
" 8   ( BC_4 , *, internal, X)," &

--BSC group 3 for I/O pin 11
" 9   ( BC_1 , RB4, input, X)," &
" 10   ( BC_4 , *, internal, X)," &
" 11   ( BC_4 , *, internal, X)," &

--BSC group 4 for I/O pin 10
" 12   ( BC_1 , RA3, input, X)," &
" 13   ( BC_1 , *, control, 0)," &
" 14   ( BC_1 , RA3, output3, X, 13, 0, Z)," &

--BSC group 5 for I/O pin 9
" 15   ( BC_1 , RA2, input, X)," &
" 16   ( BC_1 , *, control, 0)," &
" 17   ( BC_1 , RA2, output3, X, 16, 0, Z)," &

--BSC group 6 for I/O pin 7
" 18   ( BC_1 , RB3, input, X)," &
" 19   ( BC_1 , *, control, 0)," &
" 20   ( BC_1 , RB3, output3, X, 19, 0, Z)," &

--BSC group 7 for I/O pin 6
" 21   ( BC_1 , RB2, input, X)," &
" 22   ( BC_1 , *, control, 0)," &
" 23   ( BC_1 , RB2, output3, X, 22, 0, Z)," &

--BSC group 8 for I/O pin 5
" 24   ( BC_1 , RB1, input, X)," &
" 25   ( BC_1 , *, control, 0)," &
" 26   ( BC_1 , RB1, output3, X, 25, 0, Z)," &

--BSC group 9 for I/O pin 4
" 27   ( BC_1 , RB0, input, X)," &
" 28   ( BC_1 , *, control, 0)," &
" 29   ( BC_1 , RB0, output3, X, 28, 0, Z)," &

--BSC group 10 for I/O pin 3
" 30   ( BC_1 , RA1, input, X)," &
" 31   ( BC_1 , *, control, 0)," &
" 32   ( BC_1 , RA1, output3, X, 31, 0, Z)," &

--BSC group 11 for I/O pin 2
" 33   ( BC_1 , RA0, input, X)," &
" 34   ( BC_1 , *, control, 0)," &
" 35   ( BC_1 , RA0, output3, X, 34, 0, Z)," &

--BSC group 12 for I/O pin 1
" 36   ( BC_1 , NMCLR, input, X)," &
" 37   ( BC_4 , *, internal, X)," &
" 38   ( BC_4 , *, internal, X)," &

--BSC group 13 for I/O pin 26
" 39   ( BC_1 , RB15, input, X)," &
" 40   ( BC_1 , *, control, 0)," &
" 41   ( BC_1 , RB15, output3, X, 40, 0, Z)," &

--BSC group 14 for I/O pin 25
" 42   ( BC_1 , RB14, input, X)," &
" 43   ( BC_1 , *, control, 0)," &
" 44   ( BC_1 , RB14, output3, X, 43, 0, Z)," &

--BSC group 15 for I/O pin 24
" 45   ( BC_1 , RB13, input, X)," &
" 46   ( BC_1 , *, control, 0)," &
" 47   ( BC_1 , RB13, output3, X, 46, 0, Z)," &

--BSC group 16 for I/O pin 23
" 48   ( BC_1 , RB12, input, X)," &
" 49   ( BC_1 , *, control, 0)," &
" 50   ( BC_1 , RB12, output3, X, 49, 0, Z)," &

--BSC group 17 for I/O pin 16
" 51   ( BC_1 , RB7, input, X)," &
" 52   ( BC_1 , *, control, 0)," &
" 53   ( BC_1 , RB7, output3, X, 52, 0, Z)";

end PIC24FJ128GA202;

This library contains 8117 BSDL files (for 6391 distinct entities) from 66 vendors
Last BSDL model (RT4G150CG1657) was added on Nov 23, 2017 18:20
info@bsdl.info