BSDL Files Library for JTAG

The only free public library that contains thousands of BSDL (Boundary Scan Description Language) models to use with BScan/JTAG tools

BSDL model: FLEX72_BASE4

-- *************************************************************
-- Copyright (C) 2004 Cypress Semiconductor Corporation.
--
-- All rights reserved. This Software and associated documentation are
-- owned by Cypress Semiconductor Incorporated, and may be used only
-- as authorized in the license agreement controlling such use. No part of
-- this publication may be reproduced, transmitted, modified,
-- distributed, displayed or translated, in any form or by any means,
-- electronic, mechanical, manual, optical, or otherwise, without prior
-- written permission of Cypress Semiconductor Incorporated, or as
-- expressly provided by the license agreement. Authorized users agree
-- to be bound by the Destination Control Statement and Disclaimer
-- notice below.
--
-- Destination Control Statement
-- All technical data contained in this publication is subject to the
-- export control laws of the United States of America. Disclosure to
-- nationals of other countries contrary to United States law is
-- prohibited. It is the reader's responsibility to determine the
-- applicable regulations and to comply with them.
--
-- Disclaimer
-- Cypress Semiconductor Corporation, makes no warranty of any kind,
-- express or implied, with regard to this material, including, but not
-- limited to, the implied warranties of merchantability and fitness
-- for a particular purpose. Cypress Semiconductor Incorporated,
-- reserves the right to make changes without further notice to the
-- materials described herein. Cypress Semiconductor Incorporated does
-- not assume any liability arising out of the application or use of
-- any product or circuit described herein. The Cypress Semiconductor
-- Incorporated products described herein are not authorized for use
-- as components in life-support devices.
--
-- end Copyright Notice
--
-- *************************************************************

-- *************************************************************
-- File : FLEX72_BASE4.bsd
-- Part Numbers: CYD18S72V, CYD09S72V
-- Date : August 6, 2004
-- Revision : 1.00 - Initial Revision
-- Usage Notes: This BSDL file describes the JTAG circuitry for one
--              component of the device.  Please refer to
--              the application note "FLEx72_JTAG.pdf" for more
--              information.
--
--              The MRSTb pin of the device resets both the system
--              logic and JTAG logic and should be treated as a 
--              compliance enable pin and forced high during JTAG
--              testing.
--
--              The TAP controller is not fully compliant andshould 
--              not be allowed to enter the Pause-DR or Pause-IR 
--              states and then returned to Shift-DR and Shift-IR 
--              respectively. 
-- *************************************************************

entity FLEX72_BASE4 is

 GENERIC (PHYSICAL_PIN_MAP : string := "UNDEFINED");

 PORT (
      la :      INOUT bit_vector(16 DOWNTO 0);
      ladsb:    IN    bit;
      lce0b:    IN    bit;
      lce1:     IN    bit;
      lclk :    IN    bit;
      lcntenb:  IN    bit;
      lcntrstb: IN    bit;
      lcntmsk:  IN    bit;
      ldq:      INOUT bit_vector(35 DOWNTO 0);
      loeb :    IN    bit;
      lintb:    OUT   bit;
      lcntintb: OUT   bit;
      lrw  :    IN    bit;
      lbb  :    IN    bit_vector(3 DOWNTO 0);
      ra :      INOUT bit_vector(16 DOWNTO 0);
      radsb:    IN    bit;
      rce0b:    IN    bit;
      rce1 :    IN    bit;
      rclk :    IN    bit;
      rcntenb:  IN    bit;
      rcntrstb: IN    bit;
      rcntmsk:  IN    bit;
      rdq:      INOUT bit_vector(35 DOWNTO 0);
      roeb :    IN    bit;
      rintb:    OUT   bit;
      rcntintb: OUT   bit;
      rrw  :    IN    bit;
      rbb  :    IN    bit_vector(3 DOWNTO 0);
      mrstb:    IN    bit;
      TMS  :    IN    bit;
      TDI  :    IN    bit;
      TDO  :    OUT   bit;
      TCK  :    IN    bit;
      vdd  :  linkage bit_vector(33 downto 0);
      vss  :  linkage bit_vector(36 downto 0);
      NC   :  linkage bit_vector(7 downto 0)
       );

 use STD_1149_1_1994.all;

 attribute COMPONENT_CONFORMANCE of FLEX72_BASE4 :
          entity is "STD_1149_1_1993";

 attribute PIN_MAP of FLEX72_BASE4 : entity is PHYSICAL_PIN_MAP;

 constant UNDEFINED : PIN_MAP_STRING :=
   "la:  (56, 55, 54, 53, 48, 47, 46, 45, 44," &
   "      16, 15, 14, 13, 8, 7, 6, 5)," &
   "ladsb: 40," &
   "lce0b: 23," &
   "lce1: 19," &
   "lclk: 38," &
   "lcntenb: 41," &
   "lcntrstb: 42," &
   "lcntmsk: 43," &
   "ldq: (3, 2, 1, 220, 219, 214, 212, 213, 211, 60, 68," &
   "      58, 61, 62, 67, 59, 69, 70, 206, 208, 207, 205, 204," &
   "      199, 198, 197, 196, 73, 74, 75, 76, 77, 82, 83, 84, 85)," &
   "loeb: 22," &
   "lintb: 210," &
   "lcntintb: 209," &
   "lrw: 37," &
   "lbb: (21, 20, 18, 17)," &
   "ra:  (115, 116, 117, 118, 123, 124, 125, 126," &
   "      127, 155, 156, 157, 158, 163, 164, 165, 166)," &
   "radsb: 131," &
   "rce0b: 148," &
   "rce1: 152," &
   "rclk: 133," &
   "rcntenb: 130," &
   "rcntrstb: 129," &
   "rcntmsk: 128," &
   "rdq: (168, 169, 170, 171, 172, 177, 179, 178, 180, 111," &
   "      103, 113, 110, 109, 104, 112, 102, 101, 185, 183, 184, 186, 187," &
   "      192, 193, 194, 195, 98, 97, 96, 95, 94, 89, 88, 87, 86)," &
   "roeb: 149," &
   "rintb: 181," &
   "rcntintb: 182," &
   "rrw: 134," &
   "rbb: (150, 151, 153, 154)," &
   "mrstb: 132," &
   "TMS: 99," &
   "TDI: 71," &
   "TDO: 72," &
   "TCK: 100,"&
   "vss: (9, 10, 31, 32, 33, 34, 35, 36, 39, 49, 50, 65, 66, 78, 79," &
   "      92, 93, 105, 106, 161, 162, 121, 122, 135, 136, 137, 138," &
   "      139, 140, 175, 176, 188, 189, 202, 203, 215, 216)," &
   "vdd: (11, 12, 26, 27, 28, 29, 30, 51, 52, 63, 64, 80, 81, 90, 91," &
   "      107, 108, 119, 120, 141, 142, 143, 144, 145, 159, 160, 173," &
   "      174, 190, 191, 200, 201, 217, 218)," &
   "NC: (4, 24, 25, 57, 114, 146, 147, 167)";

 attribute TAP_SCAN_IN of TDI     : signal is true;
 attribute TAP_SCAN_OUT of TDO    : signal is true;
 attribute TAP_SCAN_MODE of TMS   : signal is true;
 attribute TAP_SCAN_CLOCK of TCK  : signal is (10.00e6,BOTH);

 attribute COMPLIANCE_PATTERNS of FLEX72_BASE4 : entity is
    "(mrstb) (1)";

 attribute INSTRUCTION_LENGTH of FLEX72_BASE4 : entity is 4;

 attribute INSTRUCTION_OPCODE of FLEX72_BASE4 : entity is
    "EXTEST   (0000),"&
    "BYPASS   (1111),"&
    "IDCODE   (1011),"&
    "HIGHZ    (0111),"&
    "CLAMP    (0100),"&
    "NBSRST   (1100),"&
    "SAMPLE   (1000)";

 attribute INSTRUCTION_CAPTURE of FLEX72_BASE4 : entity is "0001";

 attribute IDCODE_REGISTER of FLEX72_BASE4 : entity is
    "0000"&               --4-bit Version
    "1100000000000010"&   --16-bit Part Number (hex C002)
    "00000110100"&        --11-bit Manufacturer's Identity (hex 034)
    "1";                  --Mandatory LSB

 attribute REGISTER_ACCESS of FLEX72_BASE4 : entity is
  "BOUNDARY (EXTEST,SAMPLE),"&
  "BYPASS  (HIGHZ,CLAMP,BYPASS,NBSRST)";

 attribute BOUNDARY_LENGTH of FLEX72_BASE4 : entity is 246;

 attribute BOUNDARY_REGISTER of FLEX72_BASE4 : entity is
  "0   (BC_1, *, control, 0),"&
  "1  (BC_7, ldq(0), bidir, X, 0, 0, Z),"&
  "2   (BC_1, *, control, 0),"&
  "3  (BC_7, ldq(1), bidir, X, 2, 0, Z),"&
  "4   (BC_1, *, control, 0),"&
  "5  (BC_7, ldq(2), bidir, X, 4, 0, Z),"&
  "6   (BC_1, *, control, 0),"&
  "7  (BC_7, ldq(3), bidir, X, 6, 0, Z),"&
  "8   (BC_1, *, control, 0),"&
  "9  (BC_7, ldq(4), bidir, X, 8, 0, Z),"&
  "10  (BC_1, *, control, 0),"&
  "11  (BC_7, ldq(5), bidir, X, 10, 0, Z),"&
  "12  (BC_1, *, control, 0),"&
  "13  (BC_7, ldq(6), bidir, X, 12, 0, Z),"&
  "14  (BC_1, *, control, 0),"&
  "15  (BC_7, ldq(7), bidir, X, 14, 0, Z),"&
  "16  (BC_1, *, control, 0),"&
  "17  (BC_7, ldq(8), bidir, X, 16, 0, Z),"&
  "18  (BC_1, *, control, 0),"&
  "19  (BC_7, ldq(18), bidir, X, 18, 0, Z),"&
  "20  (BC_1, *, control, 0),"&
  "21  (BC_7, ldq(19), bidir, X, 20, 0, Z),"&
  "22  (BC_1, *, control, 0),"&
  "23  (BC_7, ldq(25), bidir, X, 22, 0, Z),"&
  "24  (BC_1, *, control, 0),"&
  "25  (BC_7, ldq(21), bidir, X, 24, 0, Z),"&
  "26  (BC_1, *, control, 0),"&
  "27  (BC_7, ldq(22), bidir, X, 26, 0, Z),"&
  "28  (BC_1, *, control, 0),"&
  "29  (BC_7, ldq(23), bidir, X, 28, 0, Z),"&
  "30  (BC_1, *, control, 0),"&
  "31  (BC_7, ldq(26), bidir, X, 30, 0, Z),"&
  "32  (BC_1, *, control, 0),"&
  "33  (BC_7, ldq(20), bidir, X, 32, 0, Z),"&
  "34  (BC_1, *, control, 0),"&
  "35  (BC_7, ldq(24), bidir, X, 34, 0, Z),"&
  "36  (BC_1, *, control, 0),"&
  "37  (BC_7, la(16), bidir, X, 36, 0, Z),"&
  "38  (BC_1, *, control, 0),"&
  "39  (BC_7, la(15), bidir, X, 38, 0, Z),"&
  "40  (BC_1, *, control, 0),"&
  "41  (BC_7, la(14), bidir, X, 40, 0, Z),"&
  "42  (BC_1, *, control, 0),"&
  "43  (BC_7, la(13), bidir, X, 42, 0, Z),"&
  "44  (BC_1, *, control, 0),"&
  "45  (BC_7, la(12), bidir, X, 44, 0, Z),"&
  "46  (BC_1, *, control, 0),"&
  "47  (BC_7, la(11), bidir, X, 46, 0, Z),"&
  "48  (BC_1, *, control, 0),"&
  "49  (BC_7, la(10), bidir, X, 48, 0, Z),"&
  "50  (BC_1, *, control, 0),"&
  "51  (BC_7, la(9), bidir, X, 50, 0, Z),"&
  "52  (BC_1, *, control, 0),"&
  "53  (BC_7, la(8), bidir, X, 52, 0, Z),"&
  "54  (BC_1, lcntmsk, input, X),"&
  "55  (BC_1, lcntrstb, input, X),"&
  "56  (BC_1, lcntenb, input, X),"&
  "57  (BC_1, ladsb, input, X),"&
  "58  (BC_1, lclk, input, X),"&
  "59  (BC_1, lrw, input, X),"&
  "60  (BC_1, lce0b, input, X),"&
  "61  (BC_1, loeb, input, X),"&
  "62  (BC_1, lbb(3), input, X),"&
  "63  (BC_1, lbb(2), input, X),"&
  "64  (BC_1, lce1, input, X),"&
  "65  (BC_1, lbb(1), input, X),"&
  "66  (BC_1, lbb(0), input, X),"&
  "67  (BC_1, *, control, 0),"&
  "68  (BC_7, la(7), bidir, X, 67, 0, Z),"&
  "69  (BC_1, *, control, 0),"&
  "70  (BC_7, la(6), bidir, X, 69, 0, Z),"&
  "71  (BC_1, *, control, 0),"&
  "72  (BC_7, la(5), bidir, X, 71, 0, Z),"&
  "73  (BC_1, *, control, 0),"&
  "74  (BC_7, la(4), bidir, X, 73, 0, Z),"&
  "75  (BC_1, *, control, 0),"&
  "76  (BC_7, la(3), bidir, X, 75, 0, Z),"&
  "77  (BC_1, *, control, 0),"&
  "78  (BC_7, la(2), bidir, X, 77, 0, Z),"&
  "79  (BC_1, *, control, 0),"&
  "80  (BC_7, la(1), bidir, X, 79, 0, Z),"&
  "81  (BC_1, *, control, 0),"&
  "82  (BC_7, la(0), bidir, X, 81, 0, Z),"&
  "83  (BC_1, *, control, 0),"&
  "84  (BC_7, ldq(35), bidir, X, 83, 0, Z),"&
  "85  (BC_1, *, control, 0),"&
  "86  (BC_7, ldq(34), bidir, X, 85, 0, Z),"&
  "87  (BC_1, *, control, 0),"&
  "88  (BC_7, ldq(33), bidir, X, 87, 0, Z),"&
  "89  (BC_1, *, control, 0),"&
  "90  (BC_7, ldq(32), bidir, X, 89, 0, Z),"&
  "91  (BC_1, *, control, 0),"&
  "92  (BC_7, ldq(31), bidir, X, 91, 0, Z),"&
  "93  (BC_1, *, control, 0),"&
  "94  (BC_7, ldq(30), bidir, X, 93, 0, Z),"&
  "95  (BC_1, *, control, 0),"&
  "96  (BC_7, ldq(28), bidir, X, 95, 0, Z),"&
  "97  (BC_1, *, control, 0),"&
  "98  (BC_7, ldq(29), bidir, X, 97, 0, Z),"&
  "99  (BC_1, *, control, 0),"&
  "100 (BC_7, ldq(27), bidir, X, 99, 0, Z),"&
  "101 (BC_1, *, control, 0),"&
  "102 (BC_1, lintb, output3, X, 101, 0, Z),"&
  "103 (BC_1, *, control, 0),"&
  "104 (BC_1, lcntintb, output3, X, 103, 0, Z),"&
  "105 (BC_1, *, control, 0),"&
  "106 (BC_7, ldq(16), bidir, X, 105, 0, Z),"&
  "107 (BC_1, *, control, 0),"&
  "108 (BC_7, ldq(15), bidir, X, 107, 0, Z),"&
  "109 (BC_1, *, control, 0),"&
  "110 (BC_7, ldq(17), bidir, X, 109, 0, Z),"&
  "111 (BC_1, *, control, 0),"&
  "112 (BC_7, ldq(14), bidir, X, 111, 0, Z),"&
  "113 (BC_1, *, control, 0),"&
  "114 (BC_7, ldq(13), bidir, X, 113, 0, Z),"&
  "115 (BC_1, *, control, 0),"&
  "116 (BC_7, ldq(12), bidir, X, 115, 0, Z),"&
  "117 (BC_1, *, control, 0),"&
  "118 (BC_7, ldq(11), bidir, X, 117, 0, Z),"&
  "119 (BC_1, *, control, 0),"&
  "120 (BC_7, ldq(10), bidir, X, 119, 0, Z),"&
  "121 (BC_1, *, control, 0),"&
  "122 (BC_7, ldq(9), bidir, X, 121, 0, Z),"&
  "123 (BC_1, *, control, 0),"&
  "124 (BC_7, rdq(9), bidir, X, 123, 0, Z),"&
  "125 (BC_1, *, control, 0),"&
  "126 (BC_7, rdq(10), bidir, X, 125, 0, Z),"&
  "127 (BC_1, *, control, 0),"&
  "128 (BC_7, rdq(11), bidir, X, 127, 0, Z),"&
  "129 (BC_1, *, control, 0),"&
  "130 (BC_7, rdq(12), bidir, X, 129, 0, Z),"&
  "131 (BC_1, *, control, 0),"&
  "132 (BC_7, rdq(13), bidir, X, 131, 0, Z),"&
  "133 (BC_1, *, control, 0),"&
  "134 (BC_7, rdq(14), bidir, X, 133, 0, Z),"&
  "135 (BC_1, *, control, 0),"&
  "136 (BC_7, rdq(17), bidir, X, 135, 0, Z),"&
  "137 (BC_1, *, control, 0),"&
  "138 (BC_7, rdq(15), bidir, X, 137, 0, Z),"&
  "139 (BC_1, *, control, 0),"&
  "140 (BC_7, rdq(16), bidir, X, 139, 0, Z),"&
  "141 (BC_1, *, control, 0),"&
  "142 (BC_1, rcntintb, output3, X, 141, 0, Z),"&
  "143 (BC_1, *, control, 0),"&
  "144 (BC_1, rintb, output3, X, 143, 0, Z),"&
  "145 (BC_1, *, control, 0),"&
  "146 (BC_7, rdq(27), bidir, X, 145, 0, Z),"&
  "147 (BC_1, *, control, 0),"&
  "148 (BC_7, rdq(29), bidir, X, 147, 0, Z),"&
  "149 (BC_1, *, control, 0),"&
  "150 (BC_7, rdq(28), bidir, X, 149, 0, Z),"&
  "151 (BC_1, *, control, 0),"&
  "152 (BC_7, rdq(30), bidir, X, 151, 0, Z),"&
  "153 (BC_1, *, control, 0),"&
  "154 (BC_7, rdq(31), bidir, X, 153, 0, Z),"&
  "155 (BC_1, *, control, 0),"&
  "156 (BC_7, rdq(32), bidir, X, 155, 0, Z),"&
  "157 (BC_1, *, control, 0),"&
  "158 (BC_7, rdq(33), bidir, X, 157, 0, Z),"&
  "159 (BC_1, *, control, 0),"&
  "160 (BC_7, rdq(34), bidir, X, 159, 0, Z),"&
  "161 (BC_1, *, control, 0),"&
  "162 (BC_7, rdq(35), bidir, X, 161, 0, Z),"&
  "163 (BC_1, *, control, 0),"&
  "164 (BC_7, ra(0), bidir, X, 163, 0, Z),"&
  "165 (BC_1, *, control, 0),"&
  "166 (BC_7, ra(1), bidir, X, 165, 0, Z),"&
  "167 (BC_1, *, control, 0),"&
  "168 (BC_7, ra(2), bidir, X, 167, 0, Z),"&
  "169 (BC_1, *, control, 0),"&
  "170 (BC_7, ra(3), bidir, X, 169, 0, Z),"&
  "171 (BC_1, *, control, 0),"&
  "172 (BC_7, ra(4), bidir, X, 171, 0, Z),"&
  "173 (BC_1, *, control, 0),"&
  "174 (BC_7, ra(5), bidir, X, 173, 0, Z),"&
  "175 (BC_1, *, control, 0),"&
  "176 (BC_7, ra(6), bidir, X, 175, 0, Z),"&
  "177 (BC_1, *, control, 0),"&
  "178 (BC_7, ra(7), bidir, X, 177, 0, Z),"&
  "179 (BC_1, rbb(0), input, X),"&
  "180 (BC_1, rbb(1), input, X),"&
  "181 (BC_1, rce1, input, X),"&
  "182 (BC_1, rbb(2), input, X),"&
  "183 (BC_1, rbb(3), input, X),"&
  "184 (BC_1, roeb, input, X),"&
  "185 (BC_1, rce0b, input, X),"&
  "186 (BC_1, rrw, input, X),"&
  "187 (BC_1, rclk, input, X),"&
  "188 (BC_1, radsb, input, X),"&
  "189 (BC_1, rcntenb, input, X),"&
  "190 (BC_1, rcntrstb, input, X),"&
  "191 (BC_1, rcntmsk, input, X),"&
  "192 (BC_1, *, control, 0),"&
  "193 (BC_7, ra(8), bidir, X, 192, 0, Z),"&
  "194 (BC_1, *, control, 0),"&
  "195 (BC_7, ra(9), bidir, X, 194, 0, Z),"&
  "196 (BC_1, *, control, 0),"&
  "197 (BC_7, ra(10), bidir, X, 196, 0, Z),"&
  "198 (BC_1, *, control, 0),"&
  "199 (BC_7, ra(11), bidir, X, 198, 0, Z),"&
  "200 (BC_1, *, control, 0),"&
  "201 (BC_7, ra(12), bidir, X, 200, 0, Z),"&
  "202 (BC_1, *, control, 0),"&
  "203 (BC_7, ra(13), bidir, X, 202, 0, Z),"&
  "204 (BC_1, *, control, 0),"&
  "205 (BC_7, ra(14), bidir, X, 204, 0, Z),"&
  "206 (BC_1, *, control, 0),"&
  "207 (BC_7, ra(15), bidir, X, 206, 0, Z),"&
  "208 (BC_1, *, control, 0),"&
  "209 (BC_7, ra(16), bidir, X, 208, 0, Z),"&
  "210 (BC_1, *, control, 0),"&
  "211 (BC_7, rdq(24), bidir, X, 210, 0, Z),"&
  "212 (BC_1, *, control, 0),"&
  "213 (BC_7, rdq(20), bidir, X, 212, 0, Z),"&
  "214 (BC_1, *, control, 0),"&
  "215 (BC_7, rdq(26), bidir, X, 214, 0, Z),"&
  "216 (BC_1, *, control, 0),"&
  "217 (BC_7, rdq(23), bidir, X, 216, 0, Z),"&
  "218 (BC_1, *, control, 0),"&
  "219 (BC_7, rdq(22), bidir, X, 218, 0, Z),"&
  "220 (BC_1, *, control, 0),"&
  "221 (BC_7, rdq(21), bidir, X, 220, 0, Z),"&
  "222 (BC_1, *, control, 0),"&
  "223 (BC_7, rdq(25), bidir, X, 222, 0, Z),"&
  "224 (BC_1, *, control, 0),"&
  "225 (BC_7, rdq(19), bidir, X, 224, 0, Z),"&
  "226 (BC_1, *, control, 0),"&
  "227 (BC_7, rdq(18), bidir, X, 226, 0, Z),"&
  "228 (BC_1, *, control, 0),"&
  "229 (BC_7, rdq(8), bidir, X, 228, 0, Z),"&
  "230 (BC_1, *, control, 0),"&
  "231 (BC_7, rdq(7), bidir, X, 230, 0, Z),"&
  "232 (BC_1, *, control, 0),"&
  "233 (BC_7, rdq(6), bidir, X, 232, 0, Z),"&
  "234 (BC_1, *, control, 0),"&
  "235 (BC_7, rdq(5), bidir, X, 234, 0, Z),"&
  "236 (BC_1, *, control, 0),"&
  "237 (BC_7, rdq(4), bidir, X, 236, 0, Z),"&
  "238 (BC_1, *, control, 0),"&
  "239 (BC_7, rdq(3), bidir, X, 238, 0, Z),"&
  "240 (BC_1, *, control, 0),"&
  "241 (BC_7, rdq(2), bidir, X, 240, 0, Z),"&
  "242 (BC_1, *, control, 0),"&
  "243 (BC_7, rdq(1), bidir, X, 242, 0, Z),"&
  "244 (BC_1, *, control, 0),"&
  "245 (BC_7, rdq(0), bidir, X, 244, 0, Z)";
end FLEX72_BASE4;