-- $ XILINX$RCSfile: xc2c32a_qf32.bsd,v $
-- $ XILINX$Revision: 1.6 $
--
-- BSDL file for device XC2C32A_qf32
-- Xilinx, Inc. $State: PRELIMINARY $ $Date: 2007-11-15 13:09:10-08 $
-- Generated by ABSDG 0.6 on loco
-- For technical support, http://support.xilinx.com -> enter text 'bsdl'
-- in the text search box at the left of the page. If none of
-- these records resolve your problem you should open a web support case
-- or contact our technical support at:
-- This BSDL file reflects the pre-configuration JTAG behavior.
-- =================================================
-- North American Support
-- (Mon,Tues,Wed,Fri 6:30am-5pm
-- Thr 6:30am - 4:00pm Pacific Standard Time)
-- Hotline: 1-800-255-7778
-- or (408) 879-5199
-- Fax: (408) 879-4442
-- Email: hotline\@xilinx.com
-- United Kingdom Support
-- (Mon-Fri 08:00 to 17:30 GMT)
-- Hotline: +44 870 7350 610
-- Fax: +44 870 7350 620
-- Email : eurosupport\@xilinx.com
--
-- France Support
-- (Mon-Fri 08:00 to 17:30 GMT)
-- Hotline: +33 1 3463 0100
-- Fax: +44 870 7350 620
-- Email : eurosupport\@xilinx.com
--
-- Germany Support
-- (Mon-Fri 08:00 to 17:30 GMT)
-- Hotline: +49 180 3 60 60 60
-- Fax: +44 870 7350 620
-- Email : eurosupport\@xilinx.com
-- Sweden Support
-- (Mon-Fri 08:00 to 17:30 GMT)
-- Hotline: +46 8 33 14 00
-- Fax: +44 870 7350 620
-- Email : eurosupport\@xilinx.com
--
-- Japan Support
-- (Mon,Tues,Thu,Fri 9:00am -5:00pm ()
-- Wed 9:00am -4:00pm)
-- Hotline: (81)3-3297-9163
-- Fax:: (81)3-3297-0067
-- Email: jhotline\@xilinx.com
-- =================================================
entity XC2C32A_QF32 is
generic (PHYSICAL_PIN_MAP : string := "QF32");
port (
TCK : in bit;
TDI : in bit;
TDO : out bit;
TMS : in bit;
IO_3 : inout bit;
IO_4 : inout bit;
IO_5 : inout bit;
IO_6 : inout bit;
IO_7 : inout bit;
IO_8 : inout bit;
IO_9 : inout bit;
IO_10 : inout bit;
IO_11 : inout bit;
IO_13 : inout bit;
IO_16 : inout bit;
IO_20 : inout bit;
IO_21 : inout bit;
IO_22 : inout bit;
IO_23 : inout bit;
IO_24 : inout bit;
IO_27 : inout bit;
IO_28 : inout bit;
IO_29 : inout bit;
IO_30 : inout bit;
IN_32 : in bit;
GND : linkage bit_vector(0 to 2);
VDD : linkage bit_vector (0 to 2));
use std_1149_1_1994.all;
attribute COMPONENT_CONFORMANCE of XC2C32A_QF32 : entity is "std_1149_1_1993";
attribute PIN_MAP of XC2C32A_QF32 : entity is PHYSICAL_PIN_MAP;
constant QF32 : PIN_MAP_STRING :=
"TCK : 16, TDI : 14, TDO : 25, TMS : 15, " &
"IO_3 : 3, IO_4 : 2, IO_5 : 1, IO_6 : 32, " &
"IO_7 : 31, IO_8 : 30, IO_9 : 29, IO_10 : 28, " &
"IO_11 : 24, IO_13 : 23, IO_16 : 5, IO_20 : 6, " &
"IO_21 : 7, IO_22 : 8, IO_23 : 9, IO_24 : 10, " &
"IO_27 : 13, IO_28 : 17, IO_29 : 18, IO_30 : 19, " &
"IN_32 : 22, GND : (11, 21, 26), VDD : (12, 20, 27)";
attribute TAP_SCAN_IN of TDI : signal is true;
attribute TAP_SCAN_CLOCK of TCK : signal is (10.0e6, both);
attribute TAP_SCAN_MODE of TMS : signal is true;
attribute TAP_SCAN_OUT of TDO : signal is true;
attribute INSTRUCTION_LENGTH of XC2C32A_QF32 : entity is 8;
attribute INSTRUCTION_OPCODE of XC2C32A_QF32 : entity is
"EXTEST (00000000)," &
"SAMPLE (00000011)," &
"BYPASS (11111111)," &
"INTEST (00000010)," &
"IDCODE (00000001)," &
"USERCODE (11111101)," &
"HIGHZ (11111100)," &
"CLAMP (11111010)," &
"ISC_ENABLE (11101000)," &
"ISC_DISABLE (11000000)," &
"ISC_PROGRAM (11101010)," &
"ISC_NOOP (11100000)," &
"ISC_INIT (11110000)," &
"ISC_ENABLE_CLAMP (11101001)," &
"ISC_ERASE (11101101)," &
"ISC_READ (11101110)," &
"ISC_ENABLE_OTF (11100100)," &
"ISC_SRAM_WRITE (11100110)," &
"ISC_SRAM_READ (11100111)," &
"TEST_ENABLE (00010001)," &
"BULKPROG (00010010)," &
"MVERIFY (00010011)," &
"ERASE_ALL (00010100)," &
"TEST_DISABLE (00010101)";
attribute INSTRUCTION_CAPTURE of XC2C32A_QF32 : entity is "XXXXXX01" ;
attribute IDCODE_REGISTER of XC2C32A_QF32 : entity is "00000110110000011011000010010011";
attribute USERCODE_REGISTER of XC2C32A_QF32 : entity is "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
attribute REGISTER_ACCESS of XC2C32A_QF32 : entity is
"DATAREG[266] (isc_enable, isc_disable, isc_program, isc_init, isc_enable_clamp, isc_erase, ISC_READ, isc_enable_otf, isc_sram_write, isc_sram_read, test_enable, bulkprog, mverify, erase_all, test_disable)," &
"BYPASS (bypass, highz, clamp, isc_noop)," &
"DEVICE_ID (idcode, usercode)," &
"BOUNDARY (extest, sample, intest)";
attribute BOUNDARY_LENGTH of XC2C32A_QF32 : entity is 97;
attribute BOUNDARY_REGISTER of XC2C32A_QF32 : entity is
" 96 (BC_1, *, INTERNAL, X),"&
" 95 (BC_1, *, INTERNAL, X),"&
" 94 (BC_1, *, INTERNAL, X),"&
" 93 (BC_1, *, INTERNAL, X),"&
" 92 (BC_1, *, INTERNAL, X),"&
" 91 (BC_1, *, INTERNAL, X),"&
" 90 (BC_1, *, INTERNAL, X),"&
" 89 (BC_1, *, INTERNAL, X),"&
" 88 (BC_1, *, INTERNAL, X),"&
" 87 (BC_1, IO_3, INPUT, X),"&
" 86 (BC_1, IO_3, OUTPUT3, X, 85, 0,Z),"&
" 85 (BC_1, *, CONTROL, 0),"&
" 84 (BC_1, IO_4, INPUT, X),"&
" 83 (BC_1, IO_4, OUTPUT3, X, 82, 0,Z),"&
" 82 (BC_1, *, CONTROL, 0),"&
" 81 (BC_1, IO_5, INPUT, X),"&
" 80 (BC_1, IO_5, OUTPUT3, X, 79, 0,Z),"&
" 79 (BC_1, *, CONTROL, 0),"&
" 78 (BC_1, IO_6, INPUT, X),"&
" 77 (BC_1, IO_6, OUTPUT3, X, 76, 0,Z),"&
" 76 (BC_1, *, CONTROL, 0),"&
" 75 (BC_1, IO_7, INPUT, X),"&
" 74 (BC_1, IO_7, OUTPUT3, X, 73, 0,Z),"&
" 73 (BC_1, *, CONTROL, 0),"&
" 72 (BC_1, IO_8, INPUT, X),"&
" 71 (BC_1, IO_8, OUTPUT3, X, 70, 0,Z),"&
" 70 (BC_1, *, CONTROL, 0),"&
" 69 (BC_1, IO_9, INPUT, X),"&
" 68 (BC_1, IO_9, OUTPUT3, X, 67, 0,Z),"&
" 67 (BC_1, *, CONTROL, 0),"&
" 66 (BC_1, IO_10, INPUT, X),"&
" 65 (BC_1, IO_10, OUTPUT3, X, 64, 0,Z),"&
" 64 (BC_1, *, CONTROL, 0),"&
" 63 (BC_1, IO_11, INPUT, X),"&
" 62 (BC_1, IO_11, OUTPUT3, X, 61, 0,Z),"&
" 61 (BC_1, *, CONTROL, 0),"&
" 60 (BC_1, *, INTERNAL, X),"&
" 59 (BC_1, *, INTERNAL, X),"&
" 58 (BC_1, *, INTERNAL, X),"&
" 57 (BC_1, IO_13, INPUT, X),"&
" 56 (BC_1, IO_13, OUTPUT3, X, 55, 0,Z),"&
" 55 (BC_1, *, CONTROL, 0),"&
" 54 (BC_1, *, INTERNAL, X),"&
" 53 (BC_1, *, INTERNAL, X),"&
" 52 (BC_1, *, INTERNAL, X),"&
" 51 (BC_1, *, INTERNAL, X),"&
" 50 (BC_1, *, INTERNAL, X),"&
" 49 (BC_1, *, INTERNAL, X),"&
" 48 (BC_1, IO_16, INPUT, X),"&
" 47 (BC_1, IO_16, OUTPUT3, X, 46, 0,Z),"&
" 46 (BC_1, *, CONTROL, 0),"&
" 45 (BC_1, *, INTERNAL, X),"&
" 44 (BC_1, *, INTERNAL, X),"&
" 43 (BC_1, *, INTERNAL, X),"&
" 42 (BC_1, *, INTERNAL, X),"&
" 41 (BC_1, *, INTERNAL, X),"&
" 40 (BC_1, *, INTERNAL, X),"&
" 39 (BC_1, *, INTERNAL, X),"&
" 38 (BC_1, *, INTERNAL, X),"&
" 37 (BC_1, *, INTERNAL, X),"&
" 36 (BC_1, IO_20, INPUT, X),"&
" 35 (BC_1, IO_20, OUTPUT3, X, 34, 0,Z),"&
" 34 (BC_1, *, CONTROL, 0),"&
" 33 (BC_1, IO_21, INPUT, X),"&
" 32 (BC_1, IO_21, OUTPUT3, X, 31, 0,Z),"&
" 31 (BC_1, *, CONTROL, 0),"&
" 30 (BC_1, IO_22, INPUT, X),"&
" 29 (BC_1, IO_22, OUTPUT3, X, 28, 0,Z),"&
" 28 (BC_1, *, CONTROL, 0),"&
" 27 (BC_1, IO_23, INPUT, X),"&
" 26 (BC_1, IO_23, OUTPUT3, X, 25, 0,Z),"&
" 25 (BC_1, *, CONTROL, 0),"&
" 24 (BC_1, IO_24, INPUT, X),"&
" 23 (BC_1, IO_24, OUTPUT3, X, 22, 0,Z),"&
" 22 (BC_1, *, CONTROL, 0),"&
" 21 (BC_1, *, INTERNAL, X),"&
" 20 (BC_1, *, INTERNAL, X),"&
" 19 (BC_1, *, INTERNAL, X),"&
" 18 (BC_1, *, INTERNAL, X),"&
" 17 (BC_1, *, INTERNAL, X),"&
" 16 (BC_1, *, INTERNAL, X),"&
" 15 (BC_1, IO_27, INPUT, X),"&
" 14 (BC_1, IO_27, OUTPUT3, X, 13, 0,Z),"&
" 13 (BC_1, *, CONTROL, 0),"&
" 12 (BC_1, IO_28, INPUT, X),"&
" 11 (BC_1, IO_28, OUTPUT3, X, 10, 0,Z),"&
" 10 (BC_1, *, CONTROL, 0),"&
" 9 (BC_1, IO_29, INPUT, X),"&
" 8 (BC_1, IO_29, OUTPUT3, X, 7, 0,Z),"&
" 7 (BC_1, *, CONTROL, 0),"&
" 6 (BC_1, IO_30, INPUT, X),"&
" 5 (BC_1, IO_30, OUTPUT3, X, 4, 0,Z),"&
" 4 (BC_1, *, CONTROL, 0),"&
" 3 (BC_1, *, INTERNAL, X),"&
" 2 (BC_1, *, INTERNAL, X),"&
" 1 (BC_1, *, INTERNAL, X),"&
" 0 (BC_1, IN_32, INPUT, X)" ;
end XC2C32A_QF32 ;
