BSDL Files Library for JTAG
The only free public library that contains thousands of BSDL (Boundary Scan Description Language) models to use with BS/JTAG tools

ChipVORX ISP IP for Ultra Fast Flash Programming
BSDL File: SN74ABT18640 Download View details  


-------------------------------------------------------------------------------
--  TI SN74ABT18640                                                          --
--     IEEE Std 1149.1 (JTAG) Boundary-Scan Test Device                      --
--     with 18-Bit Inverting Bus Transceivers                                --
--     features: NO bus-hold                                                 --
-------------------------------------------------------------------------------
--  Created by    : Texas Instruments Incorporated                           --
--  Documentation : SN74ABT18640 Data Sheet (SCBS267)                        --
--  Product Status: Released to Production (RTP)                             --
--  BSDL revision : 0.9                                                      --
--  BSDL status   : Preliminary                                              --
--  Date created  : 01/15/93                                                 --
--  Last modified : 07/27/97                                                 --
--  Modification history -                                                   --
--      - misc clean-up, cosmetic only                                       --
--      - add package constant DGG                                           --
-------------------------------------------------------------------------------
--***************************************************************************--
--*                           W A R N I N G                                 *--
--*                                                                         *--
--*     This BSDL file has been checked for correct syntax and semantics    *--
--*  using several commercial tools, but it has NOT been validated against  *--
--*  the device.  Without validation many structural errors could be        *--
--*  present, leading to possible damage of the device when using its       *--
--*  boundary scan logic.                                                   *--
--*                                                                         *--
--***************************************************************************--
-------------------------------------------------------------------------------
--                                                                           --
--                             IMPORTANT NOTICE                              --
--                                                                           --
--  Texas Instruments (TI) reserves the right to make changes to its         --
--  products or to discontinue any semiconductor product or service without  --
--  notice, and advises its customers to obtain the latest version of        --
--  relevant information to verify, before placing orders, that the          --
--  information being relied on is current.                                  --
--                                                                           --
--  TI warrants performance of its semiconductor products and related        --
--  software to the specifications applicable at the time of sale in         --
--  accordance with TI's standard warranty. Testing and other quality        --
--  control techniques are utilized to the extent TI deems necessary to      --
--  support this warranty. Specific testing of all parameters of each        --
--  device is not necessarily performed, except those mandated by            --
--  government requirements.                                                 --
--                                                                           --
--  Certain applications using semiconductor products may involve potential  --
--  risks of death, personal injury, or severe property or environmental     --
--  damage ("Critical Applications").                                        --
--                                                                           --
--  TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR     --
--  WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES   --
--  OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.                               --
--                                                                           --
--  Inclusion of TI products in such applications is understood to be fully  --
--  at the risk of the customer. Use of TI products in such applications     --
--  requires the written approval of an appropriate TI officer. Questions    --
--  concerning potential risk applications should be directed to TI through  --
--  a local SC sales office.                                                 --
--                                                                           --
--  In order to minimize risks associated with the customer's applications,  --
--  adequate design and operating safeguards should be provided by the       --
--  customer to minimize inherent or procedural hazards.                     --
--                                                                           --
--  TI assumes no liability for applications assistance, customer product    --
--  design, software performance, or infringement of patents or services     --
--  described herein. Nor does TI warrant or represent that any license,     --
--  either express or implied, is granted under any patent right, copyright, --
--  mask work right, or other intellectual property right of TI covering or  --
--  relating to any combination, machine, or process in which such           --
--  semiconductor products or services might be or are used.                 --
--                                                                           --
--            Copyright (c) 1997, Texas Instruments Incorporated             --
--                                                                           --
-------------------------------------------------------------------------------

entity sn74abt18640 is

    generic (PHYSICAL_PIN_MAP : string := "UNDEFINED");

    port (DIR1:in bit;
          DIR2:in bit;
          OE_NEG1:in bit;
          OE_NEG2:in bit;
          A1:inout bit_vector(1 to 9);
          A2:inout bit_vector(1 to 9);
          B1:inout bit_vector(1 to 9);
          B2:inout bit_vector(1 to 9);
          GND:linkage bit_vector(1 to 8);
          VCC:linkage bit_vector(1 to 4);
          TDO:out bit;
          TDI, TMS, TCK:in bit);

    use STD_1149_1_1990.all; -- Get standard attributes and definitions

    attribute PIN_MAP of sn74abt18640 : entity is PHYSICAL_PIN_MAP;

    constant DGG: PIN_MAP_STRING := "B1:(2,3,5,6,8,9,10,12,13),"&
                  "B2:(14,15,16,17,19,20,21,23,24),"&
                  "DIR1:1, DIR2:26, OE_NEG1:56, OE_NEG2:31,"&
                  "A1:(55,54,52,51,49,48,47,45,44),"&
                  "A2:(43,42,41,40,38,37,36,34,33),"&
                  "GND:(4,11,18,25,32,39,46,53),"&
                  "VCC:(7,22,35,50),"&
                  "TCK:29, TDI:30, TMS:28, TDO:27 ";

    constant DL : PIN_MAP_STRING := "B1:(2,3,5,6,8,9,10,12,13),"&
                  "B2:(14,15,16,17,19,20,21,23,24),"&
                  "DIR1:1, DIR2:26, OE_NEG1:56, OE_NEG2:31,"&
                  "A1:(55,54,52,51,49,48,47,45,44),"&
                  "A2:(43,42,41,40,38,37,36,34,33),"&
                  "GND:(4,11,18,25,32,39,46,53),"&
                  "VCC:(7,22,35,50),"&
                  "TCK:29, TDI:30, TMS:28, TDO:27 ";

    constant WD : PIN_MAP_STRING := "B1:(2,3,5,6,8,9,10,12,13),"&
                  "B2:(14,15,16,17,19,20,21,23,24),"&
                  "DIR1:1, DIR2:26, OE_NEG1:56, OE_NEG2:31,"&
                  "A1:(55,54,52,51,49,48,47,45,44),"&
                  "A2:(43,42,41,40,38,37,36,34,33),"&
                  "GND:(4,11,18,25,32,39,46,53),"&
                  "VCC:(7,22,35,50),"&
                  "TCK:29, TDI:30, TMS:28, TDO:27 ";

    attribute TAP_SCAN_IN of TDI    : signal is true;
    attribute TAP_SCAN_MODE of TMS  : signal is true;
    attribute TAP_SCAN_OUT of TDO   : signal is true;
    attribute TAP_SCAN_CLOCK of TCK : signal is (50.0e6, BOTH);

    attribute INSTRUCTION_LENGTH of sn74abt18640 : entity is 8;
    attribute INSTRUCTION_OPCODE of sn74abt18640 : entity is
            "BYPASS (11111111, 10000100), " &
            "EXTEST (00000000), " &
            "SAMPLE (10000010), " &
            "IDCODE (10000001), " &
            "HIGHZ  (00000110), " &
            "CLAMP  (10000111), " &
            "RUNT   (00001001), " &  -- Boundary Run Test
            "READBN (00001010), " &  -- Boundary Read Normal Mode
            "READBT (10001011), " &  -- Boundary Read Test Mode
            "CELLTST(00001100), " &  -- Boundary Self-Test Normal Mode
            "TOPHIP (10001101), " &  -- Boundary Toggle Outputs Test Mode
            "SCANCN (10001110), " &  -- BCR Scan Normal Mode
            "SCANCT (00001111)  " ;  -- BCR Scan Test Mode

    attribute INSTRUCTION_CAPTURE of sn74abt18640 : entity is "10000001";
    attribute INSTRUCTION_DISABLE of sn74abt18640 : entity is "HIGHZ";
    attribute INSTRUCTION_GUARD   of sn74abt18640 : entity is "CLAMP";

    attribute IDCODE_REGISTER of sn74abt18640 : entity is
            "0000"                &   --  4 bit version
            "0000000000001110"    &   -- 16 bit part number
            "00000010111"         &   -- 11 bit manufacturer
            "1" ;                     -- mandatory LSB

    attribute REGISTER_ACCESS of sn74abt18640 : entity is
            "BOUNDARY (EXTEST, SAMPLE, READBN, READBT, CELLTST),"  &
            "BYPASS   (BYPASS, HIGHZ, CLAMP, RUNT, TOPHIP)," &
            "IDCODE   (IDCODE), " &
            "BCR[3]   (SCANCN, SCANCT)" ;

    attribute BOUNDARY_CELLS of sn74abt18640 :entity is "BC_1,BC_4,BC_7";

--  Cell type BC_7 must be added to the standard package (package
--  STD_1149_1_1990) if it has not already been added.
--  constant BC_7:CELL_INFO:=
--  ((BIDIR_IN, EXTEST, PI), (BIDIR_OUT, EXTEST, PO),
--   (BIDIR_IN, SAMPLE, PI), (BIDIR_OUT, SAMPLE, PI),

    attribute BOUNDARY_LENGTH   of sn74abt18640 : entity is 44;
    attribute BOUNDARY_REGISTER of sn74abt18640 : entity is

    "0  (BC_7, B1(1)   ,bidir   , X, 42, 0, Z),"  &
    "1  (BC_7, B1(2)   ,bidir   , X, 42, 0, Z),"  &
    "2  (BC_7, B1(3)   ,bidir   , X, 42, 0, Z),"  &
    "3  (BC_7, B1(4)   ,bidir   , X, 42, 0, Z),"  &
    "4  (BC_7, B1(5)   ,bidir   , X, 42, 0, Z),"  &
    "5  (BC_7, B1(6)   ,bidir   , X, 42, 0, Z),"  &
    "6  (BC_7, B1(7)   ,bidir   , X, 42, 0, Z),"  &
    "7  (BC_7, B1(8)   ,bidir   , X, 42, 0, Z),"  &
    "8  (BC_7, B1(9)   ,bidir   , X, 42, 0, Z),"  &
    "9  (BC_7, B2(1)   ,bidir   , X, 43, 0, Z),"  &
    "10 (BC_7, B2(2)   ,bidir   , X, 43, 0, Z),"  &
    "11 (BC_7, B2(3)   ,bidir   , X, 43, 0, Z),"  &
    "12 (BC_7, B2(4)   ,bidir   , X, 43, 0, Z),"  &
    "13 (BC_7, B2(5)   ,bidir   , X, 43, 0, Z),"  &
    "14 (BC_7, B2(6)   ,bidir   , X, 43, 0, Z),"  &
    "15 (BC_7, B2(7)   ,bidir   , X, 43, 0, Z),"  &
    "16 (BC_7, B2(8)   ,bidir   , X, 43, 0, Z),"  &
    "17 (BC_7, B2(9)   ,bidir   , X, 43, 0, Z),"  &
    "18 (BC_7, A1(1)   ,bidir   , X, 40, 0, Z),"  &
    "19 (BC_7, A1(2)   ,bidir   , X, 40, 0, Z),"  &
    "20 (BC_7, A1(3)   ,bidir   , X, 40, 0, Z),"  &
    "21 (BC_7, A1(4)   ,bidir   , X, 40, 0, Z),"  &
    "22 (BC_7, A1(5)   ,bidir   , X, 40, 0, Z),"  &
    "23 (BC_7, A1(6)   ,bidir   , X, 40, 0, Z),"  &
    "24 (BC_7, A1(7)   ,bidir   , X, 40, 0, Z),"  &
    "25 (BC_7, A1(8)   ,bidir   , X, 40, 0, Z),"  &
    "26 (BC_7, A1(9)   ,bidir   , X, 40, 0, Z),"  &
    "27 (BC_7, A2(1)   ,bidir   , X, 41, 0, Z),"  &
    "28 (BC_7, A2(2)   ,bidir   , X, 41, 0, Z),"  &
    "29 (BC_7, A2(3)   ,bidir   , X, 41, 0, Z),"  &
    "30 (BC_7, A2(4)   ,bidir   , X, 41, 0, Z),"  &
    "31 (BC_7, A2(5)   ,bidir   , X, 41, 0, Z),"  &
    "32 (BC_7, A2(6)   ,bidir   , X, 41, 0, Z),"  &
    "33 (BC_7, A2(7)   ,bidir   , X, 41, 0, Z),"  &
    "34 (BC_7, A2(8)   ,bidir   , X, 41, 0, Z),"  &
    "35 (BC_7, A2(9)   ,bidir   , X, 41, 0, Z),"  &
    "36 (BC_4, OE_NEG1 ,input   , X),"  &
    "37 (BC_4, OE_NEG2 ,input   , X),"  &
    "38 (BC_1, DIR1    ,input   , X),"  &
    "39 (BC_1, DIR2    ,input   , X),"  &
    "40 (BC_1, *       ,controlr, 0),"  &    -- 1OEA
    "41 (BC_1, *       ,controlr, 0),"  &    -- 2OEA
    "42 (BC_1, *       ,controlr, 0),"  &    -- 1OEB
    "43 (BC_1, *       ,controlr, 0) "  ;    -- 2OEB

end sn74abt18640;

This library contains 7716 BSDL files (for 6087 distinct entities) from 66 vendors
Last BSDL model (chip) was added on Oct 17, 2017 16:06
info@bsdl.info