-------------------------------------------------------------------------------
-- TI 320C80 Multimedia Video Processor - Revision 4 Silicon --
-------------------------------------------------------------------------------
-- Supported Devices: SM320C80GF 305pin --
-- SM320C80HFH 320pin --
-- SMJ320C80GF 305pin --
-- SMJ320C80HFH 320pin --
-- TMS320C80GF 305pin --
-- --
--***************************************************************************--
--* W A R N I N G *--
--* *--
--* This BSDL file has been checked for correct syntax and semantics *--
--* using several commercial tools, but it has NOT been validated against *--
--* the device. Without validation many structural errors could be *--
--* present, leading to possible damage of the device when using its *--
--* boundary scan logic. *--
--* *--
--***************************************************************************--
-- --
-------------------------------------------------------------------------------
-- Created by : Texas Instruments Incorporated --
-- Documentation : TMS320C80 Multimedia Video Processor (SPRS023 - July 94) --
-- BSDL revision : 0.4M01 --
-- BSDL status : Production --
-- Date created : 01/09/95 --
-- --
-- Modifications: --
-- --
-- M01 2002/07/05 Jim Lyday --
-- - Added HFH pin mappings. --
-------------------------------------------------------------------------------
-- IMPORTANT NOTICE --
-- Texas Instruments Incorporated (TI) reserves the right to make changes --
-- to its products or to discontinue any semiconductor product or service --
-- without notice, and advises its customers to obtain the latest version --
-- of the relevant information to verify, before placing orders, that the --
-- information being relied on is current. --
-- --
-- TI warrants performance of its semiconductor products and related --
-- software to the specifications applicable at the time of sale in --
-- accordance with TI's standard warranty. Testing and other quality control--
-- techniques are utilized to the extent TI deems necessary to support this --
-- warranty. Specific testing of all parameters of each device is not --
-- necessarily performed, except those mandated by government requirements. --
-- --
-- Certain applications using semiconductor devices may involve potential --
-- risks of death, personal injury, or severe property or environmental --
-- damage ("Critical Applications"). --
-- --
-- TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, --
-- OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, --
-- DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. --
-- --
-- Inclusion of TI products in such applications is understood to be fully --
-- at the risk of the customer. Use of TI products in such applications --
-- requires the written approval of an appropriate TI officer. Questions --
-- concerning potential risk applications should be directed to TI through --
-- a local SC sales office. --
-- --
-- In order to minimize risks associated with the customer's applications, --
-- adequate design and operating safeguards should be provided by the --
-- customer to minimize inherent or procedural hazards. --
-- --
-- TI assumes no liability for applications assistance, customer product --
-- design, software performance, or infringement of patents or services --
-- described herein. Nor does TI warrant or represent that any license, --
-- either express or implied, is granted under any patent right, copyright, --
-- mask work right, or other intellectual property right of TI covering or --
-- relating to any combination, machine, or process in which such --
-- semiconductor products or services might be or are used. --
-- --
-- Copyright (c) 1994, Texas Instruments Incorporated --
-------------------------------------------------------------------------------
entity TMS320C80 is
generic (PHYSICAL_PIN_MAP : string := "GF");
--LOCAL MEMORY INTERFACE
port (A: out bit_vector(0 to 31); -- Address bus
AS: in bit_vector(0 to 2); -- Address shift selection
BS: in bit_vector(0 to 1); -- Bus-size selection
CT: in bit_vector(0 to 2); -- Cycle-timing selection
D: inout bit_vector(0 to 63); -- Data bus
DBEN_NEG: out bit; -- Data buffer enable
DDIN_NEG: out bit; -- Data-direction indicator
FAULT_NEG: in bit; -- Fault
PS: in bit_vector(0 to 3); -- Page-size indicator
READY: in bit; -- Ready
RL_NEG: out bit; -- Row latch
RETRY_NEG: in bit; -- Retry
STATUS: out bit_vector(0 to 5); -- Status code
UTIME_NEG: in bit; -- User-timing selection
--DRAM AND VRAM CONTROL
CAS_DQM_NEG: out bit_vector(0 to 7); -- Column-address strobes
DSF: out bit; -- Special function
RAS_NEG: out bit; -- Row-address strobe
TRG_CAS_NEG: out bit; -- Transfer/output enable
W_NEG: out bit; -- Write enable
--HOST INTERFACE
HACK_NEG: out bit; -- Host acknowledge
HREQ_NEG: in bit; -- Host request
REQ: out bit_vector(0 to 1); -- Internal cycle request
--SYSTEM CONTROL
CLKIN: in bit; -- Input clock
CLKOUT: out bit; -- Local output clock
EINT1_NEG: in bit; -- Edge-triggered interrupt
EINT2_NEG: in bit; -- Edge-triggered interrupt
EINT3_NEG: in bit; -- Edge-triggered interrupt
LINT4_NEG: in bit; -- Level-triggered interrupt
RESET_NEG: in bit; -- Reset
XPT_NEG: in bit_vector(0 to 2); -- External packet transfer
--VIDEO INTERFACE
CAREA: out bit_vector(0 to 1); -- Composite area
CBLNK_VBLNK_NEG: out bit_vector(0 to 1); -- Comp/V-blanking
CSYNC_HBLNK_NEG: inout bit_vector(0 to 1);-- Comp-sync/H-blanking
FCLK: in bit_vector(0 to 1); -- Frame clock
HSYNC_NEG: inout bit_vector(0 to 1); -- Horizontal sync
SCLK: in bit_vector(0 to 1); -- Serial data clock
VSYNC_NEG: inout bit_vector(0 to 1); -- Vertical sync
--EMULATION CONTROL
EMU0: inout bit; -- Emulation terminals
EMU1: inout bit; -- Emulation terminals
TDO: out bit; -- JTAG signal
TRST_NEG: in bit; -- JTAG signal
TDI, TMS, TCK: in bit; -- JTAG signals
--POWER
VSS: linkage bit_vector(1 to 67); -- Ground
VCC: linkage bit_vector(1 to 67); -- Supply voltage 3.3 volt
VCC5: linkage bit_vector(1 to 3)); -- Supply voltage 5 volt
use STD_1149_1_1990.all; -- Get standard attributes and definitions
attribute PIN_MAP of TMS320C80 : entity is PHYSICAL_PIN_MAP;
constant GF : PIN_MAP_STRING :=
"A:(L1,G5,G3,H4,P2,T2,K4,L3,N3,P4,U3,W1,Y2, " &
" T4,AB2,AE1,AG1,AF2,W3,Y4,AH2,AB4,AC3, " &
" AL1,AM2,AL3,AE3,AP4,AF4,AN5,AH4,AJ3), " &
"AS:(D8,E1,C7), " &
"BS:(E11,B4), " &
"CT:(C11,A5,F18), " &
"D:(AR5,AN7,AM8,AL7,AL9,AP8,AM10,AR9,AP10, " &
" AN11,AL11,AR13,AN13,AP14,AM14,AR15,AL15, " &
" AP16,AN17,AM16,AL17,AL19,AN19,AM20,AL21, " &
" AM22,AP20,AK22,AN23,AL25,AR21,AM26,AL27, " &
" AM28,AP22,AN29,AR23,AN25,AL29,AP26,AR27, " &
" AP28,AJ33,AR31,AH32,AN31,AF32,AP32,AL33, " &
" AF34,AM34,AE33,AC33,AL35,AH34,AB32,Y34 , " &
" AG35,AE35,W33,AB34,U33,T32,W35), " &
"DBEN_NEG:C25, " &
"DDIN_NEG:B26, " &
"FAULT_NEG:E3, " &
"PS:(F14,B8,C13,U5), " &
"READY:E9, " &
"RL_NEG:E19, " &
"RETRY_NEG:D2, " &
"STATUS:(H2,J1,E7,C5,K2,E21), " &
"UTIME_NEG:D10, " &
"CAS_DQM_NEG:(D20,B20,C19,B16,E17,A15,B14,A13), " &
"DSF:A23, " &
"RAS_NEG:A21, " &
"TRG_CAS_NEG:B22, " &
"W_NEG:C23, " &
"HACK_NEG:A9, " &
"HREQ_NEG:E15, " &
"REQ:(D16,B10), " &
"CLKIN:C17, " &
"CLKOUT:E25, " &
"EINT1_NEG:A31, " &
"EINT2_NEG:G31, " &
"EINT3_NEG:E29, " &
"LINT4_NEG:E27, " &
"RESET_NEG:D14, " &
"XPT_NEG:(P34,L35,Y32), " &
"CAREA:(C29,D26), " &
"CBLNK_VBLNK_NEG:(C31,G33), " &
"CSYNC_HBLNK_NEG:(B32,H32), " &
"FCLK:(B28,D22), " &
"HSYNC_NEG:(E33,K34), " &
"SCLK:(D28,A27), " &
"VSYNC_NEG:(D34,K32), " &
"EMU0:T34, " &
"EMU1:J35, " &
"TDO:P32, " &
"TRST_NEG:L33, " &
"TDI:H34, " &
"TMS:N33, " &
"TCK:E35, " &
"VSS:(A11,A19,A25,C3,C9,C27,D6,D12,D18,D24, " &
" D30,E5,E13,E23,E31,F4,F10,F16,F22,F26, " &
" F32,J3,J33,L5,L31,M4,M32,N5,N31,R1,R35, " &
" V4,V32,W5,W31,AA1,AA35,AC5,AC31,AD4, " &
" AD32,AE5,AE31,AG3,AG33,AJ5,AJ31,AK4, " &
" AK10,AK14,AK20,AK26,AK32,AL5,AL13,AL23, " &
" AL31,AM6,AM12,AM18,AM24,AM30,AN9,AN27, " &
" AR11,AR17,AR25), " &
"VCC:(A7,A17,A29,B6,B12,B18,B24,B30,C15,C21, " &
" D4,D32,F2,F8,F12,F20,F24,F28,F34,G1, " &
" G35,J5,J31,M2,M34,N1,N35,R3,R5,R31,R33, " &
" U1,U35,V2,V34,AA3,AA5,AA31,AA33,AC1, " &
" AC35,AD2,AD34,AG5,AG31,AJ1,AJ35,AK2, " &
" AK8,AK12,AK16,AK24,AK28,AK34,AM4,AM32, " &
" AN15,AN21,AN33,AP6,AP12,AP18,AP24,AP30, " &
" AR7,AR19,AR29), " &
"NC:(B2,U31,AK18) " ;
constant HFH : PIN_MAP_STRING :=
"A:(L1,G5,G3,H4,P2,T2,K4,L3,N3,P4,U3,W1,Y2, " &
"A:(317,316,314,312,308,306,303,302,300,298, " &
" 296,294,292,289,286,284,280,276,275,273, " &
" 270,267,265,264,260,256,255,254,250,247, " &
" 246,244), " &
"AS:(9,8,7), " &
"BS:(15,14), " &
"CT:(17,16,47), " &
"D:(241,239,237,236,234,231,230,229,226,224, " &
" 223,222,218,215,214,213,211,208,206,204, " &
" 201,199,197,196,193,191,190,189,186,182, " &
" 181,180,177,175,174,173,170,168,167,166, " &
" 164,161,160,159,155,152,151,150,146,143, " &
" 142,141,139,136,134,132,129,126,124,122, " &
" 119,117,115,114), " &
"DBEN_NEG:68, " &
"DDIN_NEG:70, " &
"FAULT_NEG:10, " &
"PS:(20,19,18,285), " &
"READY:11, " &
"RL_NEG:53, " &
"RETRY_NEG:12, " &
"STATUS:(6,4,3,1,319,64), " &
"UTIME_NEG:13, " &
"CAS_DQM_NEG:(52,50,48,46,45,43,41,38), " &
"DSF:66, " &
"RAS_NEG:54, " &
"TRG_CAS_NEG:58, " &
"W_NEG:63, " &
"HACK_NEG:25, " &
"HREQ_NEG:24, " &
"REQ:(29,28), " &
"CLKIN:36, " &
"CLKOUT:71, " &
"EINT1_NEG:84, " &
"EINT2_NEG:83, " &
"EINT3_NEG:82, " &
"LINT4_NEG:81, " &
"RESET_NEG:22, " &
"XPT_NEG:(108,109,127), " &
"CAREA:(80,72), " &
"CBLNK_VBLNK_NEG:(86,85), " &
"CSYNC_HBLNK_NEG:(92,89), " &
"FCLK:(76,60), " &
"HSYNC_NEG:(101,97), " &
"SCLK:(78,74), " &
"VSYNC_NEG:(94,93), " &
"EMU0:112, " &
"EMU1:107, " &
"TDO:106, " &
"TRST_NEG:102, " &
"TDI:105, " &
"TMS:104, " &
"TCK:103, " &
"VSS:(2,23,26,27,32,34,35,37,42,49,55,56,57, " &
" 67,73,77,87,88,95,96,110,111,116,118, " &
" 123,128,133,137,138,144,145,153,154, " &
" 162,163,169,171,176,183,184,185,192, " &
" 198,200,207,209,210,216,217,225,232, " &
" 233,238,240,245,248,249,257,258,259, " &
" 268,269,274,277,278,279,287,290,291, " &
" 295,299,304,305,307,315,320), " &
"VCC:(5,21,30,31,33,39,40,44,51,59,61,62,65, " &
" 69,75,79,90,91,98,99,100,113,120,121, " &
" 125,130,131,135,140,147,148,149,156, " &
" 157,158,165,172,178,179,187,188,194, " &
" 195,202,203,205,212,219,220,221,227, " &
" 228,235,242,243,251,252,253,261,262, " &
" 263,266,271,272,281,282,283,288,293, " &
" 297,301,309,310,311,313,318), " ;
attribute TAP_SCAN_IN of TDI : signal is true;
attribute TAP_SCAN_MODE of TMS : signal is true;
attribute TAP_SCAN_OUT of TDO : signal is true;
attribute TAP_SCAN_RESET of TRST_NEG : signal is true;
attribute TAP_SCAN_CLOCK of TCK : signal is (25.0e6, BOTH);
attribute INSTRUCTION_LENGTH of TMS320C80 : entity is 8;
attribute INSTRUCTION_OPCODE of TMS320C80 : entity is
"BYPASS (11111111)," &
"EXTEST (00000000)," &
"SAMPLE (00000010)," &
"HIGHZ (00000110)," &
"PRIVATE1 (00100000)," &
"PRIVATE2 (00100001)," &
"PRIVATE3 (00100010)," &
"PRIVATE4 (00100011)," &
"PRIVATE5 (00100100)," &
"PRIVATE6 (00100101)," &
"PRIVATE7 (00100110)," &
"PRIVATE8 (00100111)," &
"PRIVATE9 (00101000)," &
"PGREVSEL (00101010)," & --Special instruction to get 16-bit PG_REV
"PRIVATE11 (00101011)";
attribute INSTRUCTION_CAPTURE of TMS320C80 : entity is "XXXXXX01";
attribute INSTRUCTION_PRIVATE of TMS320C80 : entity is
"PRIVATE1, PRIVATE2, PRIVATE3, PRIVATE4, PRIVATE5, " &
"PRIVATE6, PRIVATE7, PRIVATE8, PRIVATE9, PRIVATE11 " ;
attribute REGISTER_ACCESS of TMS320C80 : entity is
"BOUNDARY (EXTEST, SAMPLE)," &
"PGREV[16] (PGREVSEL), " &
"BYPASS (BYPASS, HIGHZ) " ;
attribute BOUNDARY_CELLS of TMS320C80 :entity is "BC_1, BC_4";
attribute BOUNDARY_LENGTH of TMS320C80 :entity is 368;
attribute BOUNDARY_REGISTER of TMS320C80 : entity is
"0 (BC_4, EMU1 ,input , X) ," &
"1 (BC_1, EMU1 ,output3 , X , 2, 1, WEAK1)," &
"2 (BC_1, * ,control , 1) ," &
"3 (BC_4, XPT_NEG(0) ,input , X) ," &
"4 (BC_4, XPT_NEG(1) ,input , X) ," &
"5 (BC_4, EMU0 ,input , X) ," &
"6 (BC_1, EMU0 ,output3 , X , 7, 1, WEAK1)," &
"7 (BC_1, * ,control , 1) ," &
"8 (BC_4, D(63) ,input , X) ," &
"9 (BC_1, D(63) ,output3 , X , 10, 1, Z)," &
"10 (BC_1, * ,control , 1) ," &
"11 (BC_4, D(62) ,input , X) ," &
"12 (BC_1, D(62) ,output3 , X , 13, 1, Z)," &
"13 (BC_1, * ,control , 1) ," &
"14 (BC_4, D(61) ,input , X) ," &
"15 (BC_1, D(61) ,output3 , X , 16, 1, Z)," &
"16 (BC_1, * ,control , 1) ," &
"17 (BC_4, D(60) ,input , X) ," &
"18 (BC_1, D(60) ,output3 , X , 19, 1, Z)," &
"19 (BC_1, * ,control , 1) ," &
"20 (BC_4, D(59) ,input , X) ," &
"21 (BC_1, D(59) ,output3 , X , 22, 1, Z)," &
"22 (BC_1, * ,control , 1) ," &
"23 (BC_4, D(58) ,input , X) ," &
"24 (BC_1, D(58) ,output3 , X , 25, 1, Z)," &
"25 (BC_1, * ,control , 1) ," &
"26 (BC_4, D(57) ,input , X) ," &
"27 (BC_1, D(57) ,output3 , X , 28, 1, Z)," &
"28 (BC_1, * ,control , 1) ," &
"29 (BC_4, XPT_NEG(2) ,input , X) ," &
"30 (BC_4, D(56) ,input , X) ," &
"31 (BC_1, D(56) ,output3 , X , 32, 1, Z)," &
"32 (BC_1, * ,control , 1) ," &
"33 (BC_4, D(55) ,input , X) ," &
"34 (BC_1, D(55) ,output3 , X , 35, 1, Z)," &
"35 (BC_1, * ,control , 1) ," &
"36 (BC_4, D(54) ,input , X) ," &
"37 (BC_1, D(54) ,output3 , X , 38, 1, Z)," &
"38 (BC_1, * ,control , 1) ," &
"39 (BC_4, D(53) ,input , X) ," &
"40 (BC_1, D(53) ,output3 , X , 41, 1, Z)," &
"41 (BC_1, * ,control , 1) ," &
"42 (BC_4, D(52) ,input , X) ," &
"43 (BC_1, D(52) ,output3 , X , 44, 1, Z)," &
"44 (BC_1, * ,control , 1) ," &
"45 (BC_4, D(51) ,input , X) ," &
"46 (BC_1, D(51) ,output3 , X , 47, 1, Z)," &
"47 (BC_1, * ,control , 1) ," &
"48 (BC_4, D(50) ,input , X) ," &
"49 (BC_1, D(50) ,output3 , X , 50, 1, Z)," &
"50 (BC_1, * ,control , 1) ," &
"51 (BC_4, D(49) ,input , X) ," &
"52 (BC_1, D(49) ,output3 , X , 53, 1, Z)," &
"53 (BC_1, * ,control , 1) ," &
"54 (BC_4, D(48) ,input , X) ," &
"55 (BC_1, D(48) ,output3 , X , 56, 1, Z)," &
"56 (BC_1, * ,control , 1) ," &
"57 (BC_4, D(47) ,input , X) ," &
"58 (BC_1, D(47) ,output3 , X , 59, 1, Z)," &
"59 (BC_1, * ,control , 1) ," &
"60 (BC_4, D(46) ,input , X) ," &
"61 (BC_1, D(46) ,output3 , X , 62, 1, Z)," &
"62 (BC_1, * ,control , 1) ," &
"63 (BC_4, D(45) ,input , X) ," &
"64 (BC_1, D(45) ,output3 , X , 65, 1, Z)," &
"65 (BC_1, * ,control , 1) ," &
"66 (BC_4, D(44) ,input , X) ," &
"67 (BC_1, D(44) ,output3 , X , 68, 1, Z)," &
"68 (BC_1, * ,control , 1) ," &
"69 (BC_4, D(43) ,input , X) ," &
"70 (BC_1, D(43) ,output3 , X , 71, 1, Z)," &
"71 (BC_1, * ,control , 1) ," &
"72 (BC_4, D(42) ,input , X) ," &
"73 (BC_1, D(42) ,output3 , X , 74, 1, Z)," &
"74 (BC_1, * ,control , 1) ," &
"75 (BC_4, D(41) ,input , X) ," &
"76 (BC_1, D(41) ,output3 , X , 77, 1, Z)," &
"77 (BC_1, * ,control , 1) ," &
"78 (BC_4, D(40) ,input , X) ," &
"79 (BC_1, D(40) ,output3 , X , 80, 1, Z)," &
"80 (BC_1, * ,control , 1) ," &
"81 (BC_4, D(39) ,input , X) ," &
"82 (BC_1, D(39) ,output3 , X , 83, 1, Z)," &
"83 (BC_1, * ,control , 1) ," &
"84 (BC_4, D(38) ,input , X) ," &
"85 (BC_1, D(38) ,output3 , X , 86, 1, Z)," &
"86 (BC_1, * ,control , 1) ," &
"87 (BC_4, D(37) ,input , X) ," &
"88 (BC_1, D(37) ,output3 , X , 89, 1, Z)," &
"89 (BC_1, * ,control , 1) ," &
"90 (BC_4, D(36) ,input , X) ," &
"91 (BC_1, D(36) ,output3 , X , 92, 1, Z)," &
"92 (BC_1, * ,control , 1) ," &
"93 (BC_4, D(35) ,input , X) ," &
"94 (BC_1, D(35) ,output3 , X , 95, 1, Z)," &
"95 (BC_1, * ,control , 1) ," &
"96 (BC_4, D(34) ,input , X) ," &
"97 (BC_1, D(34) ,output3 , X , 98, 1, Z)," &
"98 (BC_1, * ,control , 1) ," &
"99 (BC_4, D(33) ,input , X) ," &
"100 (BC_1, D(33) ,output3 , X , 101, 1, Z)," &
"101 (BC_1, * ,control , 1) ," &
"102 (BC_4, D(32) ,input , X) ," &
"103 (BC_1, D(32) ,output3 , X , 104, 1, Z)," &
"104 (BC_1, * ,control , 1) ," &
"105 (BC_4, D(31) ,input , X) ," &
"106 (BC_1, D(31) ,output3 , X , 107, 1, Z)," &
"107 (BC_1, * ,control , 1) ," &
"108 (BC_4, D(30) ,input , X) ," &
"109 (BC_1, D(30) ,output3 , X , 110, 1, Z)," &
"110 (BC_1, * ,control , 1) ," &
"111 (BC_4, D(29) ,input , X) ," &
"112 (BC_1, D(29) ,output3 , X , 113, 1, Z)," &
"113 (BC_1, * ,control , 1) ," &
"114 (BC_4, D(28) ,input , X) ," &
"115 (BC_1, D(28) ,output3 , X , 116, 1, Z)," &
"116 (BC_1, * ,control , 1) ," &
"117 (BC_4, D(27) ,input , X) ," &
"118 (BC_1, D(27) ,output3 , X , 119, 1, Z)," &
"119 (BC_1, * ,control , 1) ," &
"120 (BC_4, D(26) ,input , X) ," &
"121 (BC_1, D(26) ,output3 , X , 122, 1, Z)," &
"122 (BC_1, * ,control , 1) ," &
"123 (BC_4, D(25) ,input , X) ," &
"124 (BC_1, D(25) ,output3 , X , 125, 1, Z)," &
"125 (BC_1, * ,control , 1) ," &
"126 (BC_4, D(24) ,input , X) ," &
"127 (BC_1, D(24) ,output3 , X , 128, 1, Z)," &
"128 (BC_1, * ,control , 1) ," &
"129 (BC_4, D(23) ,input , X) ," &
"130 (BC_1, D(23) ,output3 , X , 131, 1, Z)," &
"131 (BC_1, * ,control , 1) ," &
"132 (BC_4, D(22) ,input , X) ," &
"133 (BC_1, D(22) ,output3 , X , 134, 1, Z)," &
"134 (BC_1, * ,control , 1) ," &
"135 (BC_4, D(21) ,input , X) ," &
"136 (BC_1, D(21) ,output3 , X , 137, 1, Z)," &
"137 (BC_1, * ,control , 1) ," &
"138 (BC_4, D(20) ,input , X) ," &
"139 (BC_1, D(20) ,output3 , X , 140, 1, Z)," &
"140 (BC_1, * ,control , 1) ," &
"141 (BC_4, D(19) ,input , X) ," &
"142 (BC_1, D(19) ,output3 , X , 143, 1, Z)," &
"143 (BC_1, * ,control , 1) ," &
"144 (BC_4, D(18) ,input , X) ," &
"145 (BC_1, D(18) ,output3 , X , 146, 1, Z)," &
"146 (BC_1, * ,control , 1) ," &
"147 (BC_4, D(17) ,input , X) ," &
"148 (BC_1, D(17) ,output3 , X , 149, 1, Z)," &
"149 (BC_1, * ,control , 1) ," &
"150 (BC_4, D(16) ,input , X) ," &
"151 (BC_1, D(16) ,output3 , X , 152, 1, Z)," &
"152 (BC_1, * ,control , 1) ," &
"153 (BC_4, D(15) ,input , X) ," &
"154 (BC_1, D(15) ,output3 , X , 155, 1, Z)," &
"155 (BC_1, * ,control , 1) ," &
"156 (BC_4, D(14) ,input , X) ," &
"157 (BC_1, D(14) ,output3 , X , 158, 1, Z)," &
"158 (BC_1, * ,control , 1) ," &
"159 (BC_4, D(13) ,input , X) ," &
"160 (BC_1, D(13) ,output3 , X , 161, 1, Z)," &
"161 (BC_1, * ,control , 1) ," &
"162 (BC_4, D(12) ,input , X) ," &
"163 (BC_1, D(12) ,output3 , X , 164, 1, Z)," &
"164 (BC_1, * ,control , 1) ," &
"165 (BC_4, D(11) ,input , X) ," &
"166 (BC_1, D(11) ,output3 , X , 167, 1, Z)," &
"167 (BC_1, * ,control , 1) ," &
"168 (BC_4, D(10) ,input , X) ," &
"169 (BC_1, D(10) ,output3 , X , 170, 1, Z)," &
"170 (BC_1, * ,control , 1) ," &
"171 (BC_4, D(9) ,input , X) ," &
"172 (BC_1, D(9) ,output3 , X , 173, 1, Z)," &
"173 (BC_1, * ,control , 1) ," &
"174 (BC_4, D(8) ,input , X) ," &
"175 (BC_1, D(8) ,output3 , X , 176, 1, Z)," &
"176 (BC_1, * ,control , 1) ," &
"177 (BC_4, D(7) ,input , X) ," &
"178 (BC_1, D(7) ,output3 , X , 179, 1, Z)," &
"179 (BC_1, * ,control , 1) ," &
"180 (BC_4, D(6) ,input , X) ," &
"181 (BC_1, D(6) ,output3 , X , 182, 1, Z)," &
"182 (BC_1, * ,control , 1) ," &
"183 (BC_4, D(5) ,input , X) ," &
"184 (BC_1, D(5) ,output3 , X , 185, 1, Z)," &
"185 (BC_1, * ,control , 1) ," &
"186 (BC_4, D(4) ,input , X) ," &
"187 (BC_1, D(4) ,output3 , X , 188, 1, Z)," &
"188 (BC_1, * ,control , 1) ," &
"189 (BC_4, D(3) ,input , X) ," &
"190 (BC_1, D(3) ,output3 , X , 191, 1, Z)," &
"191 (BC_1, * ,control , 1) ," &
"192 (BC_4, D(2) ,input , X) ," &
"193 (BC_1, D(2) ,output3 , X , 194, 1, Z)," &
"194 (BC_1, * ,control , 1) ," &
"195 (BC_4, D(1) ,input , X) ," &
"196 (BC_1, D(1) ,output3 , X , 197, 1, Z)," &
"197 (BC_1, * ,control , 1) ," &
"198 (BC_4, D(0) ,input , X) ," &
"199 (BC_1, D(0) ,output3 , X , 200, 1, Z)," &
"200 (BC_1, * ,control , 1) ," &
"201 (BC_1, A(31) ,output3 , X , 202, 1, Z)," &
"202 (BC_1, * ,control , 1) ," &
"203 (BC_1, A(30) ,output3 , X , 204, 1, Z)," &
"204 (BC_1, * ,control , 1) ," &
"205 (BC_1, A(29) ,output3 , X , 206, 1, Z)," &
"206 (BC_1, * ,control , 1) ," &
"207 (BC_1, A(28) ,output3 , X , 208, 1, Z)," &
"208 (BC_1, * ,control , 1) ," &
"209 (BC_1, A(27) ,output3 , X , 210, 1, Z)," &
"210 (BC_1, * ,control , 1) ," &
"211 (BC_1, A(26) ,output3 , X , 212, 1, Z)," &
"212 (BC_1, * ,control , 1) ," &
"213 (BC_1, A(25) ,output3 , X , 214, 1, Z)," &
"214 (BC_1, * ,control , 1) ," &
"215 (BC_1, A(24) ,output3 , X , 216, 1, Z)," &
"216 (BC_1, * ,control , 1) ," &
"217 (BC_1, A(23) ,output3 , X , 218, 1, Z)," &
"218 (BC_1, * ,control , 1) ," &
"219 (BC_1, A(22) ,output3 , X , 220, 1, Z)," &
"220 (BC_1, * ,control , 1) ," &
"221 (BC_1, A(21) ,output3 , X , 222, 1, Z)," &
"222 (BC_1, * ,control , 1) ," &
"223 (BC_1, A(20) ,output3 , X , 224, 1, Z)," &
"224 (BC_1, * ,control , 1) ," &
"225 (BC_1, A(19) ,output3 , X , 226, 1, Z)," &
"226 (BC_1, * ,control , 1) ," &
"227 (BC_1, A(18) ,output3 , X , 228, 1, Z)," &
"228 (BC_1, * ,control , 1) ," &
"229 (BC_1, A(17) ,output3 , X , 230, 1, Z)," &
"230 (BC_1, * ,control , 1) ," &
"231 (BC_1, A(16) ,output3 , X , 232, 1, Z)," &
"232 (BC_1, * ,control , 1) ," &
"233 (BC_1, A(15) ,output3 , X , 234, 1, Z)," &
"234 (BC_1, * ,control , 1) ," &
"235 (BC_4, PS(3) ,input , X) ," &
"236 (BC_1, A(14) ,output3 , X , 237, 1, Z)," &
"237 (BC_1, * ,control , 1) ," &
"238 (BC_1, A(13) ,output3 , X , 239, 1, Z)," &
"239 (BC_1, * ,control , 1) ," &
"240 (BC_1, A(12) ,output3 , X , 241, 1, Z)," &
"241 (BC_1, * ,control , 1) ," &
"242 (BC_1, A(11) ,output3 , X , 243, 1, Z)," &
"243 (BC_1, * ,control , 1) ," &
"244 (BC_1, A(10) ,output3 , X , 245, 1, Z)," &
"245 (BC_1, * ,control , 1) ," &
"246 (BC_1, A(9) ,output3 , X , 247, 1, Z)," &
"247 (BC_1, * ,control , 1) ," &
"248 (BC_1, A(8) ,output3 , X , 249, 1, Z)," &
"249 (BC_1, * ,control , 1) ," &
"250 (BC_1, A(7) ,output3 , X , 251, 1, Z)," &
"251 (BC_1, * ,control , 1) ," &
"252 (BC_1, A(6) ,output3 , X , 253, 1, Z)," &
"253 (BC_1, * ,control , 1) ," &
"254 (BC_1, A(5) ,output3 , X , 255, 1, Z)," &
"255 (BC_1, * ,control , 1) ," &
"256 (BC_1, A(4) ,output3 , X , 257, 1, Z)," &
"257 (BC_1, * ,control , 1) ," &
"258 (BC_1, A(3) ,output3 , X , 259, 1, Z)," &
"259 (BC_1, * ,control , 1) ," &
"260 (BC_1, A(2) ,output3 , X , 261, 1, Z)," &
"261 (BC_1, * ,control , 1) ," &
"262 (BC_1, A(1) ,output3 , X , 263, 1, Z)," &
"263 (BC_1, * ,control , 1) ," &
"264 (BC_1, A(0) ,output3 , X , 265, 1, Z)," &
"265 (BC_1, * ,control , 1) ," &
"266 (BC_1, STATUS(4) ,output3 , X , 267, 1, Z)," &
"267 (BC_1, * ,control , 1) ," &
"268 (BC_1, STATUS(3) ,output3 , X , 269, 1, Z)," &
"269 (BC_1, * ,control , 1) ," &
"270 (BC_1, STATUS(2) ,output3 , X , 271, 1, Z)," &
"271 (BC_1, * ,control , 1) ," &
"272 (BC_1, STATUS(1) ,output3 , X , 273, 1, Z)," &
"273 (BC_1, * ,control , 1) ," &
"274 (BC_1, STATUS(0) ,output3 , X , 275, 1, Z)," &
"275 (BC_1, * ,control , 1) ," &
"276 (BC_4, AS(2) ,input , X) ," &
"277 (BC_4, AS(1) ,input , X) ," &
"278 (BC_4, AS(0) ,input , X) ," &
"279 (BC_4, FAULT_NEG ,input , X) ," &
"280 (BC_4, READY ,input , X) ," &
"281 (BC_4, RETRY_NEG ,input , X) ," &
"282 (BC_4, UTIME_NEG ,input , X) ," &
"283 (BC_4, BS(1) ,input , X) ," &
"284 (BC_4, BS(0) ,input , X) ," &
"285 (BC_4, CT(1) ,input , X) ," &
"286 (BC_4, CT(0) ,input , X) ," &
"287 (BC_4, PS(2) ,input , X) ," &
"288 (BC_4, PS(1) ,input , X) ," &
"289 (BC_4, PS(0) ,input , X) ," &
"290 (BC_4, RESET_NEG ,input , X) ," &
"291 (BC_4, HREQ_NEG ,input , X) ," &
"292 (BC_1, HACK_NEG ,output3 , X , 293, 1, Z)," &
"293 (BC_1, * ,control , 1) ," &
"294 (BC_1, REQ(1) ,output3 , X , 295, 1, Z)," &
"295 (BC_1, * ,control , 1) ," &
"296 (BC_1, REQ(0) ,output3 , X , 297, 1, Z)," &
"297 (BC_1, * ,control , 1) ," &
"298 (BC_4, CLKIN ,clock , X) ," &
"299 (BC_1, CAS_DQM_NEG(7) ,output3 , X , 300, 1, Z)," &
"300 (BC_1, * ,control , 1) ," &
"301 (BC_1, CAS_DQM_NEG(6) ,output3 , X , 302, 1, Z)," &
"302 (BC_1, * ,control , 1) ," &
"303 (BC_1, CAS_DQM_NEG(5) ,output3 , X , 304, 1, Z)," &
"304 (BC_1, * ,control , 1) ," &
"305 (BC_1, CAS_DQM_NEG(4) ,output3 , X , 306, 1, Z)," &
"306 (BC_1, * ,control , 1) ," &
"307 (BC_1, CAS_DQM_NEG(3) ,output3 , X , 308, 1, Z)," &
"308 (BC_1, * ,control , 1) ," &
"309 (BC_4, CT(2) ,input , X) ," &
"310 (BC_1, CAS_DQM_NEG(2) ,output3 , X , 311, 1, Z)," &
"311 (BC_1, * ,control , 1) ," &
"312 (BC_1, CAS_DQM_NEG(1) ,output3 , X , 313, 1, Z)," &
"313 (BC_1, * ,control , 1) ," &
"314 (BC_1, CAS_DQM_NEG(0) ,output3 , X , 315, 1, Z)," &
"315 (BC_1, * ,control , 1) ," &
"316 (BC_1, RL_NEG ,output3 , X , 317, 1, Z)," &
"317 (BC_1, * ,control , 1) ," &
"318 (BC_1, RAS_NEG ,output3 , X , 319, 1, Z)," &
"319 (BC_1, * ,control , 1) ," &
"320 (BC_1, TRG_CAS_NEG ,output3 , X , 321, 1, Z)," &
"321 (BC_1, * ,control , 1) ," &
"322 (BC_4, FCLK(1) ,clock , X) ," &
"323 (BC_1, W_NEG ,output3 , X , 324, 1, Z)," &
"324 (BC_1, * ,control , 1) ," &
"325 (BC_1, STATUS(5) ,output3 , X , 326, 1, Z)," &
"326 (BC_1, * ,control , 1) ," &
"327 (BC_1, DSF ,output3 , X , 328, 1, Z)," &
"328 (BC_1, * ,control , 1) ," &
"329 (BC_1, DBEN_NEG ,output3 , X , 330, 1, Z)," &
"330 (BC_1, * ,control , 1) ," &
"331 (BC_1, DDIN_NEG ,output3 , X , 332, 1, Z)," &
"332 (BC_1, * ,control , 1) ," &
"333 (BC_1, CLKOUT ,output3 , X , 334, 1, Z)," &
"334 (BC_1, * ,control , 1) ," &
"335 (BC_1, CAREA(1) ,output3 , X , 336, 1, Z)," &
"336 (BC_1, * ,control , 1) ," &
"337 (BC_4, SCLK(1) ,clock , X) ," &
"338 (BC_4, FCLK(0) ,clock , X) ," &
"339 (BC_4, SCLK(0) ,clock , X) ," &
"340 (BC_1, CAREA(0) ,output3 , X , 341, 1, Z)," &
"341 (BC_1, * ,control , 1) ," &
"342 (BC_4, LINT4_NEG ,input , X) ," &
"343 (BC_4, EINT3_NEG ,input , X) ," &
"344 (BC_4, EINT2_NEG ,input , X) ," &
"345 (BC_4, EINT1_NEG ,input , X) ," &
"346 (BC_1, CBLNK_VBLNK_NEG(1) ,output3 , X , 347, 1, Z)," &
"347 (BC_1, * ,control , 1) ," &
"348 (BC_1, CBLNK_VBLNK_NEG(0) ,output3 , X , 349, 1, Z)," &
"349 (BC_1, * ,control , 1) ," &
"350 (BC_4, CSYNC_HBLNK_NEG(1) ,input , X) ," &
"351 (BC_1, CSYNC_HBLNK_NEG(1) ,output3 , X , 352, 1, Z)," &
"352 (BC_1, * ,control , 1) ," &
"353 (BC_4, CSYNC_HBLNK_NEG(0) ,input , X) ," &
"354 (BC_1, CSYNC_HBLNK_NEG(0) ,output3 , X , 355, 1, Z)," &
"355 (BC_1, * ,control , 1) ," &
"356 (BC_4, VSYNC_NEG(1) ,input , X) ," &
"357 (BC_1, VSYNC_NEG(1) ,output3 , X , 358, 1, Z)," &
"358 (BC_1, * ,control , 1) ," &
"359 (BC_4, VSYNC_NEG(0) ,input , X) ," &
"360 (BC_1, VSYNC_NEG(0) ,output3 , X , 361, 1, Z)," &
"361 (BC_1, * ,control , 1) ," &
"362 (BC_4, HSYNC_NEG(1) ,input , X) ," &
"363 (BC_1, HSYNC_NEG(1) ,output3 , X , 364, 1, Z)," &
"364 (BC_1, * ,control , 1) ," &
"365 (BC_4, HSYNC_NEG(0) ,input , X) ," &
"366 (BC_1, HSYNC_NEG(0) ,output3 , X , 367, 1, Z)," &
"367 (BC_1, * ,control , 1) " ;
end TMS320C80;