--===========================================================================--
-- IMPORTANT NOTICE --
-- This information is provided on an AS IS basis and without warranty. --
-- IN NO EVENT SHALL FREESCALE BE LIABLE FOR INCIDENTAL OR CONSEQUENTIAL --
-- DAMAGES ARISING FROM USE OF THIS INFORMATION. THIS DISCLAIMER OF --
-- WARRANTY EXTENDS TO THE USER OF THE INFORMATION, AND TO THEIR CUSTOMERS --
-- OR USERS OF PRODUCTS AND IS IN LIEU OF ALL WARRANTIES WHETHER EXPRESS, --
-- IMPLIED, OR STATUTORY, INCLUDING IMPLIED WARRANTIES OF MERCHANTABILITY --
-- OR FITNESS FOR PARTICULAR PURPOSE. --
-- --
-- Freescale does not represent or warrant that the information furnished --
-- hereunder is free of infringement of any third party patents, --
-- copyrights, trade secrets, or other intellectual property rights. --
-- Freescale does not represent or warrant that the information is free of --
-- defect, or that it meets any particular standard, requirements or need --
-- of the user of the information or their customers. --
-- --
-- Freescale reserves the right to change the information in this file --
-- without notice. The latest version of the BSDL files are also available --
-- on the World Wide Web at: --
-- http://www.freescale.com --
-- --
--===========================================================================--
entity MC56F8323FB is
generic(PHYSICAL_PIN_MAP : string := "FB"); -- 64lqfp
port (
PHASEA0 : inout bit;
PHASEB0 : inout bit;
INDEX0 : inout bit;
HOME0 : inout bit;
XTAL : inout bit;
EXTAL : inout bit;
ANA : linkage bit_vector(0 to 7);
SCLK0 : inout bit;
TEMP_SENSE: linkage bit;
MOSI0 : inout bit;
MISO0 : inout bit;
SS0_B : inout bit;
ISA : inout bit_vector(0 to 2);
FAULTA : inout bit_vector(0 to 2);
IRQA_B : in bit;
PWMA : inout bit_vector(0 to 5);
TC0 : inout bit;
TC1 : inout bit;
TC3 : inout bit;
CAN_TX : inout bit;
CAN_RX : inout bit;
RESET_B : linkage bit;
OCR_DIS : linkage bit;
VREFLO : linkage bit;
VREFN : linkage bit;
VREFMID : linkage bit;
VREFP : linkage bit;
VREFH : linkage bit;
TRST_B : in bit;
TCK : in bit;
TMS : in bit;
TDI : in bit;
TDO : out bit;
VDDA_OSC : linkage bit;
VDDA_ADC : linkage bit;
VSSA_ADC : linkage bit;
VSS_IO : linkage bit_vector(0 to 3);
VDD_IO : linkage bit_vector(0 to 3);
VCAP4 : linkage bit;
VCAP1 : linkage bit;
VCAP3 : linkage bit;
VCAP2 : linkage bit);
USE STD_1149_1_1994.all; -- Get IEEE 1149.1-1994 attributes and definitions
ATTRIBUTE COMPONENT_CONFORMANCE of MC56F8323FB : entity is "STD_1149_1_1993";
attribute PIN_MAP of MC56F8323FB : entity is PHYSICAL_PIN_MAP;
constant FB : PIN_MAP_STRING :=
"TC1: 64," &
"TC0: 1," &
"RESET_B: 2," &
"PWMA: (3,4,7,8,9,10), " &
"ANA: (26,27,28,29,30,31,32,33)," &
"IRQA_B: 12," &
"FAULTA: (13,14,15)," &
"ISA: (16,18,19), " &
"SS0_B: 21," &
"MISO0: 22," &
"MOSI0: 24," &
"SCLK0: 25," &
"TEMP_SENSE: 34," &
"VREFN: 35," &
"VREFMID: 36," &
"VREFP: 37," &
"VREFLO: 38," &
"VREFH: 40," &
"OCR_DIS: 45," &
"EXTAL: 46," &
"XTAL: 47," &
"HOME0: 49," &
"INDEX0: 50," &
"PHASEB0: 51," &
"PHASEA0: 52," &
"TCK: 53," &
"TMS: 54," &
"TDI: 55," &
"TDO: 56," &
"TRST_B: 58," &
"CAN_RX: 61," &
"CAN_TX: 62," &
"TC3: 63," &
"VDDA_OSC: 42," &
"VDDA_ADC: 41," &
"VSSA_ADC: 39," &
"VSS_IO: (11,17,44,60)," &
"VDD_IO: (6,20,48,59)," &
"VCAP1: 57," &
"VCAP2: 23," &
"VCAP3: 5," &
"VCAP4: 43";
attribute TAP_SCAN_IN of TDI : signal is true;
attribute TAP_SCAN_MODE of TMS : signal is true;
attribute TAP_SCAN_OUT of TDO : signal is true;
attribute TAP_SCAN_CLOCK of TCK : signal is (15.0e6, BOTH);
attribute TAP_SCAN_RESET of TRST_B : signal is true;
attribute INSTRUCTION_LENGTH of MC56F8323FB : entity is 8;
attribute INSTRUCTION_OPCODE of MC56F8323FB : entity is
"extest (00000000)," &
"bypass (11111111)," &
"sample (00000001)," &
"idcode (00000010)," &
"dtr_en (00000011)," &
"ktr_en (00000100)," &
"tlm_sel (00000101)," &
"highz (00000110)," &
"clamp (00000111)," &
"hfm_erase (00001000)," &
"core_lfsr (00001010)," &
"core_misr (00001011)," &
"core_sig (00001100)," &
"core_patc_start (00001101)," &
"core_patc_stop (00001110)," &
"pram_bgdata (00010100)," &
"xram_bgdata (00010101)";
attribute INSTRUCTION_CAPTURE of MC56F8323FB : entity is "00000001";
attribute IDCODE_REGISTER of MC56F8323FB : entity is
"0000" & -- Version Number
"0001111101000000" & -- Part Number
"00000001110" & -- Manufacturer ID
"1"; -- Required by IEEE Std. 1149.1-1990
attribute REGISTER_ACCESS of MC56F8323FB : entity is
"BOUNDARY (extest, sample), " &
"DTR[16] (dtr_en), " &
"KTR[16] (ktr_en), " &
"HFM_ERASE_REG[16] (hfm_erase), " &
"TLM[4] (tlm_sel), " &
"CORE_LFSR[22] (core_lfsr), " &
"CORE_MISR[39] (core_misr), " &
"CORE_SIG[39] (core_sig), " &
"CORE_PATC_START[16] (core_patc_start), " &
"CORE_PATC_STOP[16] (core_patc_stop), " &
"PRAM_BGDATA[16] (pram_bgdata), " &
"XRAM_BGDATA[16] (xram_bgdata), " &
"BYPASS (bypass, highz, clamp)";
attribute BOUNDARY_LENGTH of MC56F8323FB : entity is 148;
attribute BOUNDARY_REGISTER of MC56F8323FB : entity is
--- num cell port function safe [ccell dis rslt]
"0 (BC_1, *, internal, 0)," &
"1 (BC_1, *, internal, 0)," &
"2 (BC_7, PHASEA0, bidir, X, 4, 1, PULL1)," &
"3 (BC_1, *, internal, 0)," &
"4 (BC_2, *, control, 1)," &
"5 (BC_7, PHASEB0, bidir, X, 7, 1, PULL1)," &
"6 (BC_1, *, internal, 0)," &
"7 (BC_2, *, control, 1)," &
"8 (BC_7, INDEX0, bidir, X, 10, 1, PULL1)," &
"9 (BC_1, *, internal, 0)," &
"10 (BC_2, *, control, 1)," &
"11 (BC_7, HOME0, bidir, X, 13, 1, PULL1)," &
"12 (BC_1, *, internal, 0)," &
"13 (BC_2, *, control, 1)," &
"14 (BC_7, XTAL, bidir, X, 16, 1, PULL1)," &
"15 (BC_1, *, internal, 0)," &
"16 (BC_2, *, control, 1)," &
"17 (BC_7, EXTAL, bidir, X, 19, 1, PULL1)," &
"18 (BC_1, *, internal, 0)," &
"19 (BC_2, *, control, 1)," &
"20 (BC_1, *, internal, 0)," &
"21 (BC_1, *, internal, 0)," &
"22 (BC_1, *, internal, 0)," &
"23 (BC_1, *, internal, 0)," &
"24 (BC_1, *, internal, 0)," &
"25 (BC_1, *, internal, 0)," &
"26 (BC_1, *, internal, 0)," &
"27 (BC_1, *, internal, 0)," &
"28 (BC_1, *, internal, 0)," &
"29 (BC_1, *, internal, 0)," &
"30 (BC_1, *, internal, 0)," &
"31 (BC_1, *, internal, 0)," &
"32 (BC_7, SCLK0, bidir, X, 34, 1, PULL1)," &
"33 (BC_1, *, internal, 0)," &
"34 (BC_2, *, control, 1)," &
"35 (BC_1, *, internal, 0)," &
"36 (BC_1, *, internal, 0)," &
"37 (BC_1, *, internal, 0)," &
"38 (BC_7, MOSI0, bidir, X, 40, 1, PULL1)," &
"39 (BC_1, *, internal, 0)," &
"40 (BC_2, *, control, 1)," &
"41 (BC_1, *, internal, 0)," &
"42 (BC_1, *, internal, 0)," &
"43 (BC_1, *, internal, 0)," &
"44 (BC_1, *, internal, 0)," &
"45 (BC_1, *, internal, 0)," &
"46 (BC_1, *, internal, 0)," &
"47 (BC_7, MISO0, bidir, X, 49, 1, PULL1)," &
"48 (BC_1, *, internal, 0)," &
"49 (BC_2, *, control, 1)," &
"50 (BC_1, *, internal, 0)," &
"51 (BC_1, *, internal, 0)," &
"52 (BC_1, *, internal, 0)," &
"53 (BC_1, *, internal, 0)," &
"54 (BC_1, *, internal, 0)," &
"55 (BC_1, *, internal, 0)," &
"56 (BC_7, SS0_B, bidir, X, 58, 1, PULL1)," &
"57 (BC_1, *, internal, 0)," &
"58 (BC_2, *, control, 1)," &
"59 (BC_1, *, internal, 0)," &
"60 (BC_1, *, internal, 0)," &
"61 (BC_1, *, internal, 0)," &
"62 (BC_1, *, internal, 0)," &
"63 (BC_1, *, internal, 0)," &
"64 (BC_1, *, internal, 0)," &
"65 (BC_1, *, internal, 0)," &
"66 (BC_1, *, internal, 0)," &
"67 (BC_1, *, internal, 0)," &
"68 (BC_7, ISA(2), bidir, X, 70, 1, PULL1)," &
"69 (BC_1, *, internal, 0)," &
"70 (BC_2, *, control, 1)," &
"71 (BC_7, ISA(1), bidir, X, 73, 1, PULL1)," &
"72 (BC_1, *, internal, 0)," &
"73 (BC_2, *, control, 1)," &
"74 (BC_7, ISA(0), bidir, X, 76, 1, PULL1)," &
"75 (BC_1, *, internal, 0)," &
"76 (BC_2, *, control, 1)," &
"77 (BC_7, FAULTA(2), bidir, X, 79, 1, PULL1)," &
"78 (BC_1, *, internal, 0)," &
"79 (BC_2, *, control, 1)," &
"80 (BC_7, FAULTA(1), bidir, X, 82, 1, PULL1)," &
"81 (BC_1, *, internal, 0)," &
"82 (BC_2, *, control, 1)," &
"83 (BC_7, FAULTA(0), bidir, X, 85, 1, PULL1)," &
"84 (BC_1, *, internal, 0)," &
"85 (BC_2, *, control, 1)," &
"86 (BC_1, IRQA_B, input, X)," &
"87 (BC_1, *, internal, 0)," &
"88 (BC_7, PWMA(5), bidir, X, 90, 1, PULL1)," &
"89 (BC_1, *, internal, 0)," &
"90 (BC_2, *, control, 1)," &
"91 (BC_1, *, internal, 0)," &
"92 (BC_1, *, internal, 0)," &
"93 (BC_1, *, internal, 0)," &
"94 (BC_7, PWMA(4), bidir, X, 96, 1, PULL1)," &
"95 (BC_1, *, internal, 0)," &
"96 (BC_2, *, control, 1)," &
"97 (BC_1, *, internal, 0)," &
"98 (BC_1, *, internal, 0)," &
"99 (BC_1, *, internal, 0)," &
"100 (BC_7, PWMA(3), bidir, X, 102, 1, PULL1)," &
"101 (BC_1, *, internal, 0)," &
"102 (BC_2, *, control, 1)," &
"103 (BC_1, *, internal, 0)," &
"104 (BC_1, *, internal, 0)," &
"105 (BC_1, *, internal, 0)," &
"106 (BC_7, PWMA(2), bidir, X, 108, 1, PULL1)," &
"107 (BC_1, *, internal, 0)," &
"108 (BC_2, *, control, 1)," &
"109 (BC_1, *, internal, 0)," &
"110 (BC_1, *, internal, 0)," &
"111 (BC_1, *, internal, 0)," &
"112 (BC_1, *, internal, 0)," &
"113 (BC_1, *, internal, 0)," &
"114 (BC_7, PWMA(1), bidir, X, 116, 1, PULL1)," &
"115 (BC_1, *, internal, 0)," &
"116 (BC_2, *, control, 1)," &
"117 (BC_1, *, internal, 0)," &
"118 (BC_1, *, internal, 0)," &
"119 (BC_7, PWMA(0), bidir, X, 121, 1, PULL1)," &
"120 (BC_1, *, internal, 0)," &
"121 (BC_2, *, control, 1)," &
"122 (BC_1, *, internal, 0)," &
"123 (BC_1, *, internal, 0)," &
"124 (BC_7, TC0, bidir, X, 126, 1, PULL1)," &
"125 (BC_1, *, internal, 0)," &
"126 (BC_2, *, control, 1)," &
"127 (BC_1, *, internal, 0)," &
"128 (BC_1, *, internal, 0)," &
"129 (BC_1, *, internal, 0)," &
"130 (BC_7, TC1, bidir, X, 132, 1, PULL1)," &
"131 (BC_1, *, internal, 0)," &
"132 (BC_2, *, control, 1)," &
"133 (BC_7, TC3, bidir, X, 135, 1, PULL1)," &
"134 (BC_1, *, internal, 0)," &
"135 (BC_2, *, control, 1)," &
"136 (BC_7, CAN_TX, bidir, X, 138, 1, PULL1)," &
"137 (BC_1, *, internal, 0)," &
"138 (BC_2, *, control, 1)," &
"139 (BC_7, CAN_RX, bidir, X, 141, 1, PULL1)," &
"140 (BC_1, *, internal, 0)," &
"141 (BC_2, *, control, 1)," &
"142 (BC_1, *, internal, 0)," &
"143 (BC_1, *, internal, 0)," &
"144 (BC_1, *, internal, 0)," &
"145 (BC_1, *, internal, 0)," &
"146 (BC_1, *, internal, 0)," &
"147 (BC_1, *, internal, 0)";
end MC56F8323FB;