-- $ XILINX$RCSfile: xcr3032xl_vq44.bsd,v $
-- $ XILINX$Revision: 1.2 $
--
-- BSDL file for device xcr3032xl, package vq44
-- Xilinx, Inc. $State: ADVANCED $ $Date: 2002-01-03 11:12:30-08 $
-- Generated by createBSDL_br 2.2c
-- =================================================
-- North American Support
-- (Mon,Tues,Wed,Fri 6:30am-5pm
-- Thr 6:30am - 4:00pm Pacific Standard Time)
-- Hotline: 1-800-255-7778
-- or (408) 879-5199
-- Fax: (408) 879-4442
-- Email: hotline@xilinx.com
-- United Kingdom Support
-- (Mon-Fri 08:00 to 17:30 GMT)
-- Hotline: +44 870 7350 610
-- Fax: +44 870 7350 620
-- Email : eurosupport@xilinx.com
--
-- France Support
-- (Mon-Fri 08:00 to 17:30 GMT)
-- Hotline: +33 1 3463 0100
-- Fax: +44 870 7350 620
-- Email : eurosupport@xilinx.com
--
-- Germany Support
-- (Mon-Fri 08:00 to 17:30 GMT)
-- Hotline: +49 180 3 60 60 60
-- Fax: +44 870 7350 620
-- Email : eurosupport@xilinx.com
-- Sweden Support
-- (Mon-Fri 08:00 to 17:30 GMT)
-- Hotline: +46 8 33 14 00
-- Fax: +44 870 7350 620
-- Email : eurosupport@xilinx.com
--
-- Japan Support
-- (Mon,Tues,Thu,Fri 9:00am -5:00pm ()
-- Wed 9:00am -4:00pm)
-- Hotline: (81)3-3297-9163
-- Fax:: (81)3-3297-0067
-- Email: jhotline@xilinx.com
-- =================================================
--
entity XCR3032XL_VQ44 is
generic (PHYSICAL_PIN_MAP : string := "UNDEFINED");
port (tck : in bit; -- Tim pin type TCK
tdi : in bit; -- Tim pin type TDI
tdo : out bit; -- Tim pin type TDO
tms : in bit; -- Tim pin type TMS
CLK0_IN0 : in bit; -- Tim pin type IN
CLK1_IN1 : in bit; -- Tim pin type IN
CLK2_IN2 : in bit; -- Tim pin type IN
CLK3_IN3 : in bit; -- Tim pin type IN
A0 : inout bit; -- Tim pin type IOO
A1 : inout bit; -- Tim pin type IOO
A2 : inout bit; -- Tim pin type IOO
A4 : inout bit; -- Tim pin type IOO
A5 : inout bit; -- Tim pin type IOO
A6 : inout bit; -- Tim pin type IOO
A7 : inout bit; -- Tim pin type IOO
A9 : inout bit; -- Tim pin type IOO
A10 : inout bit; -- Tim pin type IOO
A11 : inout bit; -- Tim pin type IOO
A12 : inout bit; -- Tim pin type IOO
A13 : inout bit; -- Tim pin type IOO
A14 : inout bit; -- Tim pin type IOO
A15 : inout bit; -- Tim pin type IOO
B0 : inout bit; -- Tim pin type IOO
B1 : inout bit; -- Tim pin type IOO
B2 : inout bit; -- Tim pin type IOO
B4 : inout bit; -- Tim pin type IOO
B5 : inout bit; -- Tim pin type IOO
B6 : inout bit; -- Tim pin type IOO
B7 : inout bit; -- Tim pin type IOO
B9 : inout bit; -- Tim pin type IOO
B10 : inout bit; -- Tim pin type IOO
B11 : inout bit; -- Tim pin type IOO
B12 : inout bit; -- Tim pin type IOO
B13 : inout bit; -- Tim pin type IOO
B14 : inout bit; -- Tim pin type IOO
B15 : inout bit; -- Tim pin type IOO
VDDE1 : linkage bit; -- Tim pin type PWR
VDDE2 : linkage bit; -- Tim pin type PWR
VDDI1 : linkage bit; -- Tim pin type PWR
VDDI2 : linkage bit; -- Tim pin type PWR
GND1 : linkage bit; -- Tim pin type GND
GND2 : linkage bit; -- Tim pin type GND
GND3 : linkage bit; -- Tim pin type GND
PORT_EN : linkage bit); -- Tim pin type GND
use std_1149_1_1994.all;
attribute COMPONENT_CONFORMANCE of XCR3032XL_VQ44 : entity is
"std_1149_1_1993";
attribute PIN_MAP of XCR3032XL_VQ44 : entity is PHYSICAL_PIN_MAP;
constant UNDEFINED : PIN_MAP_STRING :=
"tck : 26," &
"tdi : 1," &
"tdo : 32," &
"tms : 7," &
"CLK0_IN0 : 40," &
"CLK1_IN1 : 39," &
"CLK2_IN2 : 38," &
"CLK3_IN3 : 37," &
"A0 : 42," &
"A1 : 43," &
"A2 : 44," &
"A4 : 2," &
"A5 : 3," &
"A6 : 5," &
"A7 : 6," &
"A9 : 8," &
"A10 : 10," &
"A11 : 11," &
"A12 : 12," &
"A13 : 13," &
"A14 : 14," &
"A15 : 15," &
"B0 : 35," &
"B1 : 34," &
"B2 : 33," &
"B4 : 31," &
"B5 : 30," &
"B6 : 28," &
"B7 : 27," &
"B9 : 25," &
"B10 : 23," &
"B11 : 22," &
"B12 : 21," &
"B13 : 20," &
"B14 : 19," &
"B15 : 18," &
"VDDE1 : 9," &
"VDDE2 : 29," &
"VDDI1 : 17," &
"VDDI2 : 41," &
"GND1 : 16," &
"GND2 : 24," &
"GND3 : 36," &
"PORT_EN : 4";
attribute TAP_SCAN_CLOCK of tck : signal is (10.0e6, both);
attribute TAP_SCAN_IN of tdi : signal is true;
attribute TAP_SCAN_MODE of tms : signal is true;
attribute TAP_SCAN_OUT of tdo : signal is true;
attribute INSTRUCTION_LENGTH of XCR3032XL_VQ44 : entity is 5;
attribute INSTRUCTION_OPCODE of XCR3032XL_VQ44 : entity is
"BYPASS (11111)," &
"SAMPLE (00010)," &
"EXTEST (00000)," &
"IDCODE (00001)," &
"INTEST (00011)," &
"HIGHZ (00101)," &
"CLAMP (00110)," &
"ISP_EOTF (01000)," &
"ISP_ERASE (01010)," &
"ISP_PROGRAM (01011)," &
"ISP_VERIFY (01100)," &
"ISP_INIT (01101)," &
"ISP_ENABLE (01001)," &
"ISP_DISABLE (10000)," &
"ISP_WRITE (00111)," &
"ISP_READ (01110)," &
"TEST_MODE (10001)";
attribute INSTRUCTION_CAPTURE of XCR3032XL_VQ44 : entity is "00001";
attribute INSTRUCTION_PRIVATE of XCR3032XL_VQ44 : entity is
"ISP_EOTF," &
"ISP_ERASE," &
"ISP_PROGRAM," &
"ISP_VERIFY," &
"ISP_INIT," &
"ISP_ENABLE," &
"ISP_DISABLE," &
"ISP_WRITE," &
"ISP_READ," &
"TEST_MODE";
attribute IDCODE_REGISTER of XCR3032XL_VQ44 : entity is
"0000" & -- version
"0100100000001110" & -- part number
"00001001001" & -- manufacturer
"1"; -- mandatory
attribute REGISTER_ACCESS of XCR3032XL_VQ44 : entity is
"BYPASS (BYPASS)," &
"BOUNDARY (SAMPLE)," &
"BOUNDARY (EXTEST)," &
"DEVICE_ID (IDCODE)," &
"BOUNDARY (INTEST)," &
"BYPASS (HIGHZ)," &
"BYPASS (CLAMP)," &
"MISR[114] (ISP_EOTF)," &
"MISR[114] (ISP_ERASE)," &
"MISR[114] (ISP_PROGRAM)," &
"MISR[114] (ISP_VERIFY)," &
"BYPASS (ISP_INIT)," &
"MISR[114] (ISP_ENABLE)," &
"MISR[114] (ISP_DISABLE)," &
"MISR[114] (ISP_WRITE)," &
"MISR[114] (ISP_READ)," &
"BYPASS (TEST_MODE)";
attribute BOUNDARY_LENGTH of XCR3032XL_VQ44 : entity is 132;
attribute BOUNDARY_REGISTER of XCR3032XL_VQ44 : entity is
--
-- num cell port function safe [ccell disval rslt]
--
"131 (BC_1, *, INTERNAL, X)," &
"130 (BC_1, A0, INPUT, X)," &
"129 (BC_1, A0, OUTPUT3, X, 128, 0, Z)," &
"128 (BC_1, *, CONTROL, X)," &
"127 (BC_1, *, INTERNAL, X)," &
"126 (BC_1, A1, INPUT, X)," &
"125 (BC_1, A1, OUTPUT3, X, 124, 0, Z)," &
"124 (BC_1, *, CONTROL, X)," &
"123 (BC_1, *, INTERNAL, X)," &
"122 (BC_1, A2, INPUT, X)," &
"121 (BC_1, A2, OUTPUT3, X, 120, 0, Z)," &
"120 (BC_1, *, CONTROL, X)," &
"119 (BC_1, *, INTERNAL, X)," &
"118 (BC_1, *, INTERNAL, X)," &
"117 (BC_1, *, INTERNAL, X)," &
"116 (BC_1, *, INTERNAL, X)," &
"115 (BC_1, *, INTERNAL, X)," &
"114 (BC_1, A4, INPUT, X)," &
"113 (BC_1, A4, OUTPUT3, X, 112, 0, Z)," &
"112 (BC_1, *, CONTROL, X)," &
"111 (BC_1, *, INTERNAL, X)," &
"110 (BC_1, A5, INPUT, X)," &
"109 (BC_1, A5, OUTPUT3, X, 108, 0, Z)," &
"108 (BC_1, *, CONTROL, X)," &
"107 (BC_1, *, INTERNAL, X)," &
"106 (BC_1, A6, INPUT, X)," &
"105 (BC_1, A6, OUTPUT3, X, 104, 0, Z)," &
"104 (BC_1, *, CONTROL, X)," &
"103 (BC_1, *, INTERNAL, X)," &
"102 (BC_1, A7, INPUT, X)," &
"101 (BC_1, A7, OUTPUT3, X, 100, 0, Z)," &
"100 (BC_1, *, CONTROL, X)," &
"99 (BC_1, *, INTERNAL, X)," &
"98 (BC_1, *, INTERNAL, X)," &
"97 (BC_1, *, INTERNAL, X)," &
"96 (BC_1, *, INTERNAL, X)," &
"95 (BC_1, *, INTERNAL, X)," &
"94 (BC_1, A9, INPUT, X)," &
"93 (BC_1, A9, OUTPUT3, X, 92, 0, Z)," &
"92 (BC_1, *, CONTROL, X)," &
"91 (BC_1, *, INTERNAL, X)," &
"90 (BC_1, A10, INPUT, X)," &
"89 (BC_1, A10, OUTPUT3, X, 88, 0, Z)," &
"88 (BC_1, *, CONTROL, X)," &
"87 (BC_1, *, INTERNAL, X)," &
"86 (BC_1, A11, INPUT, X)," &
"85 (BC_1, A11, OUTPUT3, X, 84, 0, Z)," &
"84 (BC_1, *, CONTROL, X)," &
"83 (BC_1, *, INTERNAL, X)," &
"82 (BC_1, A12, INPUT, X)," &
"81 (BC_1, A12, OUTPUT3, X, 80, 0, Z)," &
"80 (BC_1, *, CONTROL, X)," &
"79 (BC_1, *, INTERNAL, X)," &
"78 (BC_1, A13, INPUT, X)," &
"77 (BC_1, A13, OUTPUT3, X, 76, 0, Z)," &
"76 (BC_1, *, CONTROL, X)," &
"75 (BC_1, *, INTERNAL, X)," &
"74 (BC_1, A14, INPUT, X)," &
"73 (BC_1, A14, OUTPUT3, X, 72, 0, Z)," &
"72 (BC_1, *, CONTROL, X)," &
"71 (BC_1, *, INTERNAL, X)," &
"70 (BC_1, A15, INPUT, X)," &
"69 (BC_1, A15, OUTPUT3, X, 68, 0, Z)," &
"68 (BC_1, *, CONTROL, X)," &
"67 (BC_1, *, INTERNAL, X)," &
"66 (BC_1, B0, INPUT, X)," &
"65 (BC_1, B0, OUTPUT3, X, 64, 0, Z)," &
"64 (BC_1, *, CONTROL, X)," &
"63 (BC_1, *, INTERNAL, X)," &
"62 (BC_1, B1, INPUT, X)," &
"61 (BC_1, B1, OUTPUT3, X, 60, 0, Z)," &
"60 (BC_1, *, CONTROL, X)," &
"59 (BC_1, *, INTERNAL, X)," &
"58 (BC_1, B2, INPUT, X)," &
"57 (BC_1, B2, OUTPUT3, X, 56, 0, Z)," &
"56 (BC_1, *, CONTROL, X)," &
"55 (BC_1, *, INTERNAL, X)," &
"54 (BC_1, *, INTERNAL, X)," &
"53 (BC_1, *, INTERNAL, X)," &
"52 (BC_1, *, INTERNAL, X)," &
"51 (BC_1, *, INTERNAL, X)," &
"50 (BC_1, B4, INPUT, X)," &
"49 (BC_1, B4, OUTPUT3, X, 48, 0, Z)," &
"48 (BC_1, *, CONTROL, X)," &
"47 (BC_1, *, INTERNAL, X)," &
"46 (BC_1, B5, INPUT, X)," &
"45 (BC_1, B5, OUTPUT3, X, 44, 0, Z)," &
"44 (BC_1, *, CONTROL, X)," &
"43 (BC_1, *, INTERNAL, X)," &
"42 (BC_1, B6, INPUT, X)," &
"41 (BC_1, B6, OUTPUT3, X, 40, 0, Z)," &
"40 (BC_1, *, CONTROL, X)," &
"39 (BC_1, *, INTERNAL, X)," &
"38 (BC_1, B7, INPUT, X)," &
"37 (BC_1, B7, OUTPUT3, X, 36, 0, Z)," &
"36 (BC_1, *, CONTROL, X)," &
"35 (BC_1, *, INTERNAL, X)," &
"34 (BC_1, *, INTERNAL, X)," &
"33 (BC_1, *, INTERNAL, X)," &
"32 (BC_1, *, INTERNAL, X)," &
"31 (BC_1, *, INTERNAL, X)," &
"30 (BC_1, B9, INPUT, X)," &
"29 (BC_1, B9, OUTPUT3, X, 28, 0, Z)," &
"28 (BC_1, *, CONTROL, X)," &
"27 (BC_1, *, INTERNAL, X)," &
"26 (BC_1, B10, INPUT, X)," &
"25 (BC_1, B10, OUTPUT3, X, 24, 0, Z)," &
"24 (BC_1, *, CONTROL, X)," &
"23 (BC_1, *, INTERNAL, X)," &
"22 (BC_1, B11, INPUT, X)," &
"21 (BC_1, B11, OUTPUT3, X, 20, 0, Z)," &
"20 (BC_1, *, CONTROL, X)," &
"19 (BC_1, *, INTERNAL, X)," &
"18 (BC_1, B12, INPUT, X)," &
"17 (BC_1, B12, OUTPUT3, X, 16, 0, Z)," &
"16 (BC_1, *, CONTROL, X)," &
"15 (BC_1, *, INTERNAL, X)," &
"14 (BC_1, B13, INPUT, X)," &
"13 (BC_1, B13, OUTPUT3, X, 12, 0, Z)," &
"12 (BC_1, *, CONTROL, X)," &
"11 (BC_1, *, INTERNAL, X)," &
"10 (BC_1, B14, INPUT, X)," &
"9 (BC_1, B14, OUTPUT3, X, 8, 0, Z)," &
"8 (BC_1, *, CONTROL, X)," &
"7 (BC_1, *, INTERNAL, X)," &
"6 (BC_1, B15, INPUT, X)," &
"5 (BC_1, B15, OUTPUT3, X, 4, 0, Z)," &
"4 (BC_1, *, CONTROL, X)," &
"3 (BC_1, CLK0_IN0, INPUT, X)," &
"2 (BC_1, CLK1_IN1, INPUT, X)," &
"1 (BC_1, CLK2_IN2, INPUT, X)," &
"0 (BC_1, CLK3_IN3, INPUT, X)";
end XCR3032XL_VQ44;
