-------------------------------------------------------------------------------
-- TI AM243 SOC with Boundary Scan --
-------------------------------------------------------------------------------
-- Supported Devices: AM243 Revision 1.0 --
-------------------------------------------------------------------------------
-- Created by : Texas Instruments Incorporated --
-- Documentation : AM243 Users Guide --
-- --
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------
-- --
-- IMPORTANT NOTICE --
-- Texas Instruments and its subsidiaries (TI) reserve the right to make --
-- changes to their products or to discontinue any product or service --
-- without notice, and advise customers to obtain the latest version of --
-- relevant information to verify, before placing orders, that information --
-- being relied on is current and complete. All products are sold subject --
-- to the terms and conditions of sale supplied at the time of order --
-- acknowledgment, including those pertaining to warranty, patent infringe- --
-- ment, and limitation of liability. --
-- --
-- TI warrants performance of its products to the specifications applicable --
-- at the time of sale in accordance with TI's standard warranty. Testing --
-- and other quality control techniques are utilized to the extent TI deems --
-- necessary to support this warranty. Specific testing of all parameters --
-- of each device is not necessarily performed, except those mandated by --
-- government requirements. --
-- --
-- Customers are responsible for their applications using TI components. --
-- In order to minimize risks associated with the customer's applications, --
-- adequate design and operating safeguards must be provided by the --
-- customer to minimize inherent or procedural hazards. --
-- --
-- TI assumes no liability for applications assistance or customer product --
-- design. TI does not warrant or represent that any license, either --
-- express or implied, is granted under any patent right, copyright, mask --
-- work right, or other intellectual property right of TI covering or --
-- relating to any combination, machine, or process in which such products --
-- or services might be or are used. TI's publication of information --
-- regarding any third party's products or services does not constitute --
-- TI's approval, license, warranty or endorsement thereof. --
-- --
-- Reproduction of information in TI data books or data sheets is --
-- permissible only if reproduction is without alteration and is --
-- accompanied by all associated warranties, conditions, limitations and --
-- notices. Representation or reproduction of this information with --
-- alteration voids all warranties provided for an associated TI product or --
-- service, is an unfair and deceptive business practice, and TI is not --
-- responsible nor liable for any such use. --
-- --
-- Resale of TI's products or services with statements different from or --
-- beyond the parameters stated by TI for that product or service voids --
-- all express and any implied warranties for the associated TI product or --
-- service, is an unfair and deceptive business practice, and TI is not --
-- responsible nor liable for any such use. --
-- --
-- Also see: Standard Terms and Conditions of Sale for Semiconductor --
-- Products. www.ti.com/sc/docs/stdterms.htm --
-- --
-- Mailing Address: --
-- --
-- Texas Instruments --
-- Post Office Box 655303 --
-- Dallas, Texas 75265 --
-- --
-- Copyright © 2020, Texas Instruments Incorporated --
-------------------------------------------------------------------------------
entity AM243 is
generic(PHYSICAL_PIN_MAP : string := "ALF");
port(
adc0_ain0 : in bit;
adc0_ain1 : in bit;
adc0_ain2 : in bit;
adc0_ain3 : in bit;
adc0_ain4 : in bit;
adc0_ain5 : in bit;
adc0_ain6 : in bit;
adc0_ain7 : in bit;
atest0 : linkage bit;
cap_vdds0 : linkage bit;
cap_vdds1 : linkage bit;
cap_vdds2 : linkage bit;
cap_vdds3 : linkage bit;
cap_vdds4 : linkage bit;
cap_vdds5 : linkage bit;
cap_vdds_mcu : linkage bit;
cap_vddshv_mmc1 : linkage bit;
emu0 : in bit;
emu1 : in bit;
ext_refclk1 : linkage bit;
gpmc0_ad0 : inout bit;
gpmc0_ad1 : inout bit;
gpmc0_ad10 : inout bit;
gpmc0_ad11 : inout bit;
gpmc0_ad12 : inout bit;
gpmc0_ad13 : inout bit;
gpmc0_ad14 : inout bit;
gpmc0_ad15 : inout bit;
gpmc0_ad2 : inout bit;
gpmc0_ad3 : inout bit;
gpmc0_ad4 : inout bit;
gpmc0_ad5 : inout bit;
gpmc0_ad6 : inout bit;
gpmc0_ad7 : inout bit;
gpmc0_ad8 : inout bit;
gpmc0_ad9 : inout bit;
gpmc0_be1n : inout bit;
i2c0_scl : inout bit;
i2c0_sda : inout bit;
i2c1_scl : inout bit;
i2c1_sda : inout bit;
mcan0_rx : inout bit;
mcan0_tx : inout bit;
mcan1_rx : inout bit;
mcan1_tx : inout bit;
mcu_osc0_xi : linkage bit;
mcu_osc0_xo : linkage bit;
mcu_porz : in bit;
mcu_resetstatz : inout bit;
mcu_resetz : in bit;
mcu_safety_errorn : inout bit;
mcu_uart0_ctsn : inout bit;
mcu_uart0_rtsn : inout bit;
mcu_uart0_rxd : inout bit;
mcu_uart0_txd : inout bit;
mmc1_clk : inout bit;
mmc1_cmd : inout bit;
mmc1_dat0 : inout bit;
mmc1_dat1 : inout bit;
mmc1_dat2 : inout bit;
mmc1_dat3 : inout bit;
mmc1_sdcd : inout bit;
mmc1_sdwp : inout bit;
ospi0_clk : inout bit;
ospi0_csn0 : inout bit;
ospi0_csn1 : inout bit;
ospi0_d0 : inout bit;
ospi0_d1 : inout bit;
ospi0_d2 : inout bit;
ospi0_d3 : inout bit;
ospi0_dqs : inout bit;
ospi0_lbclko : inout bit;
porz_out : inout bit;
prg0_mdio0_mdc : inout bit;
prg0_mdio0_mdio : inout bit;
prg0_pru0_gpo0 : inout bit;
prg0_pru0_gpo1 : inout bit;
prg0_pru0_gpo10 : inout bit;
prg0_pru0_gpo11 : inout bit;
prg0_pru0_gpo12 : inout bit;
prg0_pru0_gpo13 : inout bit;
prg0_pru0_gpo14 : inout bit;
prg0_pru0_gpo15 : inout bit;
prg0_pru0_gpo16 : inout bit;
prg0_pru0_gpo17 : inout bit;
prg0_pru0_gpo18 : inout bit;
prg0_pru0_gpo19 : inout bit;
prg0_pru0_gpo2 : inout bit;
prg0_pru0_gpo3 : inout bit;
prg0_pru0_gpo4 : inout bit;
prg0_pru0_gpo5 : inout bit;
prg0_pru0_gpo6 : inout bit;
prg0_pru0_gpo7 : inout bit;
prg0_pru0_gpo8 : inout bit;
prg0_pru0_gpo9 : inout bit;
prg0_pru1_gpo0 : inout bit;
prg0_pru1_gpo1 : inout bit;
prg0_pru1_gpo10 : inout bit;
prg0_pru1_gpo11 : inout bit;
prg0_pru1_gpo12 : inout bit;
prg0_pru1_gpo13 : inout bit;
prg0_pru1_gpo14 : inout bit;
prg0_pru1_gpo15 : inout bit;
prg0_pru1_gpo16 : inout bit;
prg0_pru1_gpo17 : inout bit;
prg0_pru1_gpo18 : inout bit;
prg0_pru1_gpo19 : inout bit;
prg0_pru1_gpo2 : inout bit;
prg0_pru1_gpo3 : inout bit;
prg0_pru1_gpo4 : inout bit;
prg0_pru1_gpo5 : inout bit;
prg0_pru1_gpo6 : inout bit;
prg0_pru1_gpo7 : inout bit;
prg0_pru1_gpo8 : inout bit;
prg0_pru1_gpo9 : inout bit;
prg1_mdio0_mdc : inout bit;
prg1_mdio0_mdio : inout bit;
prg1_pru0_gpo0 : inout bit;
prg1_pru0_gpo1 : inout bit;
prg1_pru0_gpo10 : inout bit;
prg1_pru0_gpo11 : inout bit;
prg1_pru0_gpo12 : inout bit;
prg1_pru0_gpo13 : inout bit;
prg1_pru0_gpo14 : inout bit;
prg1_pru0_gpo15 : inout bit;
prg1_pru0_gpo16 : inout bit;
prg1_pru0_gpo17 : inout bit;
prg1_pru0_gpo18 : inout bit;
prg1_pru0_gpo19 : inout bit;
prg1_pru0_gpo2 : inout bit;
prg1_pru0_gpo3 : inout bit;
prg1_pru0_gpo4 : inout bit;
prg1_pru0_gpo5 : inout bit;
prg1_pru0_gpo6 : inout bit;
prg1_pru0_gpo7 : inout bit;
prg1_pru0_gpo8 : inout bit;
prg1_pru0_gpo9 : inout bit;
prg1_pru1_gpo0 : inout bit;
prg1_pru1_gpo1 : inout bit;
prg1_pru1_gpo10 : inout bit;
prg1_pru1_gpo11 : inout bit;
prg1_pru1_gpo12 : inout bit;
prg1_pru1_gpo13 : inout bit;
prg1_pru1_gpo14 : inout bit;
prg1_pru1_gpo15 : inout bit;
prg1_pru1_gpo16 : inout bit;
prg1_pru1_gpo17 : inout bit;
prg1_pru1_gpo18 : inout bit;
prg1_pru1_gpo19 : inout bit;
prg1_pru1_gpo2 : inout bit;
prg1_pru1_gpo3 : inout bit;
prg1_pru1_gpo4 : inout bit;
prg1_pru1_gpo5 : inout bit;
prg1_pru1_gpo6 : inout bit;
prg1_pru1_gpo7 : inout bit;
prg1_pru1_gpo8 : inout bit;
prg1_pru1_gpo9 : inout bit;
reset_reqz : in bit;
resetstatz : inout bit;
spi0_clk : inout bit;
spi0_cs1 : inout bit;
spi0_d0 : inout bit;
spi0_d1 : inout bit;
tck : in bit;
tdi : in bit;
tdo : out bit;
temp_diode_p : linkage bit;
tms : in bit;
trstn : in bit;
uart0_ctsn : inout bit;
uart0_rtsn : inout bit;
uart0_rxd : inout bit;
uart0_txd : inout bit;
uart1_ctsn : inout bit;
uart1_rtsn : inout bit;
uart1_rxd : inout bit;
uart1_txd : inout bit;
usb0_dm : linkage bit;
usb0_dp : linkage bit;
usb0_drvvbus : inout bit;
usb0_id : linkage bit;
usb0_rcalib : linkage bit;
usb0_vbus : linkage bit;
vdd_core : linkage bit_vector(1 to 16);
vdda_0p85_usb0 : linkage bit;
vdda_1p8_usb0 : linkage bit;
vdda_3p3_sdio : linkage bit;
vdda_3p3_usb0 : linkage bit;
vdda_adc : linkage bit_vector(1 to 2);
vdda_mcu : linkage bit;
vdda_pll0 : linkage bit;
vdda_pll1 : linkage bit;
vdda_pll2 : linkage bit;
vdda_temp0 : linkage bit;
vdda_temp1 : linkage bit;
vddr_core : linkage bit_vector(1 to 7);
vdds_osc : linkage bit;
vddshv0 : linkage bit_vector(1 to 3);
vddshv1 : linkage bit_vector(1 to 4);
vddshv2 : linkage bit_vector(1 to 5);
vddshv3 : linkage bit_vector(1 to 2);
vddshv4 : linkage bit_vector(1 to 2);
vddshv5 : linkage bit_vector(1 to 2);
vddshv_mcu : linkage bit_vector(1 to 3);
vmon_1p8_soc : linkage bit;
vmon_3p3_soc : linkage bit;
vmon_vsys : linkage bit;
vpp : linkage bit;
vss : linkage bit_vector(1 to 49));
use STD_1149_1_2001.all;
attribute COMPONENT_CONFORMANCE of AM243 : entity is "STD_1149_1_2001";
attribute PIN_MAP of AM243 : entity is PHYSICAL_PIN_MAP;
constant ALF : PIN_MAP_STRING :=
"adc0_ain0 : H21," &
"adc0_ain1 : F19," &
"adc0_ain2 : F21," &
"adc0_ain3 : F20," &
"adc0_ain4 : H20," &
"adc0_ain5 : E21," &
"adc0_ain6 : G20," &
"adc0_ain7 : E20," &
"atest0 : J13," &
"cap_vdds0 : D12," &
"cap_vdds1 : N5," &
"cap_vdds2 : U9," &
"cap_vdds3 : R16," &
"cap_vdds4 : N18," &
"cap_vdds5 : M18," &
"cap_vdds_mcu : D9," &
"cap_vddshv_mmc1 : J17," &
"emu0 : C5," &
"emu1 : B3," &
"ext_refclk1 : A18," &
"gpmc0_ad0 : R21," &
"gpmc0_ad1 : R20," &
"gpmc0_ad10 : V20," &
"gpmc0_ad11 : W20," &
"gpmc0_ad12 : Y20," &
"gpmc0_ad13 : Y19," &
"gpmc0_ad14 : Y18," &
"gpmc0_ad15 : AA19," &
"gpmc0_ad2 : T19," &
"gpmc0_ad3 : V21," &
"gpmc0_ad4 : U21," &
"gpmc0_ad5 : T20," &
"gpmc0_ad6 : T18," &
"gpmc0_ad7 : U19," &
"gpmc0_ad8 : U18," &
"gpmc0_ad9 : U20," &
"gpmc0_be1n : P21," &
"i2c0_scl : B16," &
"i2c0_sda : B15," &
"i2c1_scl : A17," &
"i2c1_sda : B18," &
"mcan0_rx : A14," &
"mcan0_tx : B13," &
"mcan1_rx : A15," &
"mcan1_tx : B14," &
"mcu_osc0_xi : D20," &
"mcu_osc0_xo : C21," &
"mcu_porz : C20," &
"mcu_resetstatz : A6," &
"mcu_resetz : A5," &
"mcu_safety_errorn : B20," &
"mcu_uart0_ctsn : D4," &
"mcu_uart0_rtsn : C2," &
"mcu_uart0_rxd : D6," &
"mcu_uart0_txd : B2," &
"mmc1_clk : J20," &
"mmc1_cmd : J21," &
"mmc1_dat0 : J18," &
"mmc1_dat1 : J19," &
"mmc1_dat2 : K20," &
"mmc1_dat3 : K18," &
"mmc1_sdcd : B17," &
"mmc1_sdwp : C16," &
"ospi0_clk : P20," &
"ospi0_csn0 : L20," &
"ospi0_csn1 : M20," &
"ospi0_d0 : L19," &
"ospi0_d1 : N20," &
"ospi0_d2 : L21," &
"ospi0_d3 : N19," &
"ospi0_dqs : P17," &
"ospi0_lbclko : M21," &
"porz_out : D18," &
"prg0_mdio0_mdc : D2," &
"prg0_mdio0_mdio : E4," &
"prg0_pru0_gpo0 : J3," &
"prg0_pru0_gpo1 : J4," &
"prg0_pru0_gpo10 : U1," &
"prg0_pru0_gpo11 : L1," &
"prg0_pru0_gpo12 : K1," &
"prg0_pru0_gpo13 : N1," &
"prg0_pru0_gpo14 : N2," &
"prg0_pru0_gpo15 : N4," &
"prg0_pru0_gpo16 : N3," &
"prg0_pru0_gpo17 : E1," &
"prg0_pru0_gpo18 : K4," &
"prg0_pru0_gpo19 : G2," &
"prg0_pru0_gpo2 : G1," &
"prg0_pru0_gpo3 : H1," &
"prg0_pru0_gpo4 : K2," &
"prg0_pru0_gpo5 : F2," &
"prg0_pru0_gpo6 : H2," &
"prg0_pru0_gpo7 : E2," &
"prg0_pru0_gpo8 : H5," &
"prg0_pru0_gpo9 : Y3," &
"prg0_pru1_gpo0 : L5," &
"prg0_pru1_gpo1 : J2," &
"prg0_pru1_gpo10 : U2," &
"prg0_pru1_gpo11 : P1," &
"prg0_pru1_gpo12 : P2," &
"prg0_pru1_gpo13 : T4," &
"prg0_pru1_gpo14 : R5," &
"prg0_pru1_gpo15 : M4," &
"prg0_pru1_gpo16 : T3," &
"prg0_pru1_gpo17 : T1," &
"prg0_pru1_gpo18 : D1," &
"prg0_pru1_gpo19 : F3," &
"prg0_pru1_gpo2 : M2," &
"prg0_pru1_gpo3 : L2," &
"prg0_pru1_gpo4 : L3," &
"prg0_pru1_gpo5 : E3," &
"prg0_pru1_gpo6 : F5," &
"prg0_pru1_gpo7 : T5," &
"prg0_pru1_gpo8 : F4," &
"prg0_pru1_gpo9 : R2," &
"prg1_mdio0_mdc : W1," &
"prg1_mdio0_mdio : V2," &
"prg1_pru0_gpo0 : V4," &
"prg1_pru0_gpo1 : W5," &
"prg1_pru0_gpo10 : W13," &
"prg1_pru0_gpo11 : V5," &
"prg1_pru0_gpo12 : W2," &
"prg1_pru0_gpo13 : V6," &
"prg1_pru0_gpo14 : AA7," &
"prg1_pru0_gpo15 : Y7," &
"prg1_pru0_gpo16 : W6," &
"prg1_pru0_gpo17 : T2," &
"prg1_pru0_gpo18 : Y4," &
"prg1_pru0_gpo19 : U3," &
"prg1_pru0_gpo2 : AA4," &
"prg1_pru0_gpo3 : Y5," &
"prg1_pru0_gpo4 : AA5," &
"prg1_pru0_gpo5 : U14," &
"prg1_pru0_gpo6 : Y2," &
"prg1_pru0_gpo7 : V13," &
"prg1_pru0_gpo8 : Y13," &
"prg1_pru0_gpo9 : W16," &
"prg1_pru1_gpo0 : AA10," &
"prg1_pru1_gpo1 : Y10," &
"prg1_pru1_gpo10 : U13," &
"prg1_pru1_gpo11 : Y6," &
"prg1_pru1_gpo12 : AA8," &
"prg1_pru1_gpo13 : Y9," &
"prg1_pru1_gpo14 : W9," &
"prg1_pru1_gpo15 : V9," &
"prg1_pru1_gpo16 : Y8," &
"prg1_pru1_gpo17 : AA14," &
"prg1_pru1_gpo18 : Y15," &
"prg1_pru1_gpo19 : AA13," &
"prg1_pru1_gpo2 : Y11," &
"prg1_pru1_gpo3 : V12," &
"prg1_pru1_gpo4 : Y12," &
"prg1_pru1_gpo5 : AA11," &
"prg1_pru1_gpo6 : V10," &
"prg1_pru1_gpo7 : Y14," &
"prg1_pru1_gpo8 : W11," &
"prg1_pru1_gpo9 : Y16," &
"reset_reqz : C17," &
"resetstatz : E19," &
"spi0_clk : B8," &
"spi0_cs1 : B7," &
"spi0_d0 : A8," &
"spi0_d1 : C9," &
"tck : C6," &
"tdi : A3," &
"tdo : B5," &
"temp_diode_p : H11," &
"tms : B4," &
"trstn : B6," &
"uart0_ctsn : B9," &
"uart0_rtsn : A9," &
"uart0_rxd : B10," &
"uart0_txd : B11," &
"uart1_ctsn : C11," &
"uart1_rtsn : A11," &
"uart1_rxd : B12," &
"uart1_txd : A12," &
"usb0_dm : AA17," &
"usb0_dp : AA16," &
"usb0_drvvbus : B19," &
"usb0_id : Y17," &
"usb0_rcalib : W17," &
"usb0_vbus : V18," &
"vdd_core : (R13, R12, R9, N10, N9, M14, M8, L13, L9, K14, K11, J9, H15, H8, G10, F11)," &
"vdda_0p85_usb0 : V16," &
"vdda_1p8_usb0 : U15," &
"vdda_3p3_sdio : K15," &
"vdda_3p3_usb0 : U16," &
"vdda_adc : (H17, G17)," &
"vdda_mcu : H14," &
"vdda_pll0 : N12," &
"vdda_pll1 : G9," &
"vdda_pll2 : G12," &
"vdda_temp0 : G11," &
"vdda_temp1 : M11," &
"vddr_core : (R10, P14, P8, J12, J10, G6, G5)," &
"vdds_osc : F18," &
"vddshv0 : (E14, D13, C13)," &
"vddshv1 : (P6, P5, M6, L6)," &
"vddshv2 : (U11, U8, U7, T11, T8)," &
"vddshv3 : (T17, R17)," &
"vddshv4 : (N17, N16)," &
"vddshv5 : (L17, L16)," &
"vddshv_mcu : (E9, E8, E7)," &
"vmon_1p8_soc : F14," &
"vmon_3p3_soc : E15," &
"vmon_vsys : G13," &
"vpp : E16," &
"vss : (AA21, AA20, AA2, AA1, Y21, Y1, U6, T14, R11, R6, P16, P15, P11, P7, N13, N11, N6, M16, M15, M7, L12, L11, L10, K16, K8, K7, K6, J16, J11, J6, J5, H16, H7, H6, G16, F17, F8, E13, E11, E6, D17, D16, D10, B21, B1, A21, A20, A2, A1)";
attribute TAP_SCAN_IN of tdi : signal is true;
attribute TAP_SCAN_MODE of tms : signal is true;
attribute TAP_SCAN_OUT of tdo : signal is true;
attribute TAP_SCAN_CLOCK of tck : signal is (30.0e6,BOTH);
attribute TAP_SCAN_RESET of trstn : signal is true;
attribute COMPLIANCE_PATTERNS of AM243 : entity is "(mcu_porz, reset_reqz, mcu_resetz, emu0, emu1)(11110)";
attribute INSTRUCTION_LENGTH of AM243 : entity is 4;
attribute INSTRUCTION_OPCODE of AM243 : entity is
"EXTEST (0001), "&
"SAMPLE (0010), "&
"PRELOAD (0010), "&
"EXTEST_PULSE (0111), "&
"EXTEST_TRAIN (0110), "&
"IDCODE (1101), "&
"BYPASS (0000,1111)";
attribute INSTRUCTION_CAPTURE of AM243 : entity is "0001";
attribute IDCODE_REGISTER of AM243 : entity is
"0000" & -- Version Number
"1011101100111000" & -- Part Number
"00000010111" & -- Manufacturer ID
"1"; -- Required by IEEE Std. 1149.1-1990
attribute REGISTER_ACCESS of AM243 : entity is
"DEVICE_ID (IDCODE), "&
"BOUNDARY (EXTEST), "&
"BOUNDARY (SAMPLE), "&
"BOUNDARY (PRELOAD), "&
"BOUNDARY (EXTEST_PULSE), "&
"BOUNDARY (EXTEST_TRAIN), "&
"BYPASS (BYPASS) ";
attribute BOUNDARY_LENGTH of AM243 : entity is 531;
attribute BOUNDARY_REGISTER of AM243 : entity is
-- num cell port function safe [ ccell disval rslt]
" 530 (BC_7 , spi0_clk , bidir , X, 529, 1, Z )," &
" 529 (BC_2 , * , control , 1 )," &
" 528 (BC_7 , spi0_cs1 , bidir , X, 527, 1, Z )," &
" 527 (BC_2 , * , control , 1 )," &
" 526 (BC_7 , spi0_d1 , bidir , X, 525, 1, Z )," &
" 525 (BC_2 , * , control , 1 )," &
" 524 (BC_2 , * , internal , 0 )," & -- AM243
" 523 (BC_2 , * , internal , 0 )," & -- AM243
" 522 (BC_2 , * , internal , 0 )," & -- AM243
" 521 (BC_2 , * , internal , 0 )," & -- AM243
" 520 (BC_7 , uart0_ctsn , bidir , X, 519, 1, Z )," &
" 519 (BC_2 , * , control , 1 )," &
" 518 (BC_7 , uart0_rxd , bidir , X, 517, 1, Z )," &
" 517 (BC_2 , * , control , 1 )," &
" 516 (BC_7 , uart1_ctsn , bidir , X, 515, 1, Z )," &
" 515 (BC_2 , * , control , 1 )," &
" 514 (BC_7 , uart1_rxd , bidir , X, 513, 1, Z )," &
" 513 (BC_2 , * , control , 1 )," &
" 512 (BC_7 , mcan0_tx , bidir , X, 511, 1, Z )," &
" 511 (BC_2 , * , control , 1 )," &
" 510 (BC_7 , mcan1_tx , bidir , X, 509, 1, Z )," &
" 509 (BC_2 , * , control , 1 )," &
" 508 (BC_1 , i2c0_scl , output2 , 1, 508, 1, WEAK1 )," &
" 507 (BC_1 , * , internal , 0 )," &
" 506 (BC_3 , i2c0_scl , input , X )," &
" 505 (BC_7 , i2c1_scl , bidir , X, 504, 1, Z )," &
" 504 (BC_2 , * , control , 1 )," &
" 503 (BC_2 , * , internal , 0 )," & -- AM243
" 502 (BC_2 , * , internal , 0 )," & -- AM243
" 501 (BC_2 , * , internal , 0 )," & -- AM243
" 500 (BC_1 , * , internal , 0 )," &
" 499 (BC_2 , * , internal , 0 )," & -- AM243
" 498 (BC_7 , mmc1_sdwp , bidir , X, 497, 1, Z )," &
" 497 (BC_2 , * , control , 1 )," &
" 496 (BC_7 , porz_out , bidir , X, 495, 1, Z )," &
" 495 (BC_2 , * , control , 1 )," &
" 494 (BC_2 , * , internal , 0 )," & -- AM243
" 493 (BC_1 , * , internal , 0 )," &
" 492 (BC_2 , * , internal , 0 )," & -- AM243
" 491 (BC_2 , * , internal , 0 )," & -- AM243
" 490 (BC_2 , * , internal , 0 )," & -- AM243
" 489 (BC_2 , * , internal , 0 )," & -- AM243
" 488 (BC_2 , * , internal , 0 )," & -- AM243
" 487 (BC_2 , * , internal , 0 )," & -- AM243
" 486 (BC_2 , * , internal , 0 )," & -- AM243
" 485 (BC_2 , * , internal , 0 )," & -- AM243
" 484 (BC_2 , * , internal , 0 )," & -- AM243
" 483 (BC_2 , * , internal , 0 )," & -- AM243
" 482 (BC_2 , * , internal , 0 )," & -- AM243
" 481 (BC_2 , * , internal , 0 )," & -- AM243
" 480 (BC_2 , * , internal , 0 )," & -- AM243
" 479 (BC_2 , * , internal , 0 )," & -- AM243
" 478 (BC_2 , * , internal , 0 )," & -- AM243
" 477 (BC_2 , * , internal , 0 )," & -- AM243
" 476 (BC_2 , * , internal , 0 )," & -- AM243
" 475 (BC_2 , * , internal , 0 )," & -- AM243
" 474 (BC_2 , * , internal , 0 )," & -- AM243
" 473 (BC_7 , mmc1_dat0 , bidir , X, 472, 1, Z )," &
" 472 (BC_2 , * , control , 1 )," &
" 471 (BC_7 , mmc1_clk , bidir , X, 470, 1, Z )," &
" 470 (BC_2 , * , control , 1 )," &
" 469 (BC_7 , mmc1_dat2 , bidir , X, 468, 1, Z )," &
" 468 (BC_2 , * , control , 1 )," &
" 467 (BC_2 , * , internal , 0 )," & -- AM243
" 466 (BC_2 , * , internal , 0 )," & -- AM243
" 465 (BC_7 , ospi0_csn1 , bidir , X, 464, 1, Z )," &
" 464 (BC_2 , * , control , 1 )," &
" 463 (BC_7 , ospi0_d0 , bidir , X, 462, 1, Z )," &
" 462 (BC_2 , * , control , 1 )," &
" 461 (BC_7 , ospi0_d2 , bidir , X, 460, 1, Z )," &
" 460 (BC_2 , * , control , 1 )," &
" 459 (BC_7 , ospi0_clk , bidir , X, 458, 1, Z )," &
" 458 (BC_2 , * , control , 1 )," &
" 457 (BC_7 , ospi0_dqs , bidir , X, 456, 1, Z )," &
" 456 (BC_2 , * , control , 1 )," &
" 455 (BC_2 , * , internal , 0 )," & -- AM243
" 454 (BC_2 , * , internal , 0 )," & -- AM243
" 453 (BC_2 , * , internal , 0 )," & -- AM243
" 452 (BC_2 , * , internal , 0 )," & -- AM243
" 451 (BC_2 , * , internal , 0 )," & -- AM243
" 450 (BC_2 , * , internal , 0 )," & -- AM243
" 449 (BC_2 , * , internal , 0 )," & -- AM243
" 448 (BC_2 , * , internal , 0 )," & -- AM243
" 447 (BC_2 , * , internal , 0 )," & -- AM243
" 446 (BC_2 , * , internal , 0 )," & -- AM243
" 445 (BC_2 , * , internal , 0 )," & -- AM243
" 444 (BC_2 , * , internal , 0 )," & -- AM243
" 443 (BC_2 , * , internal , 0 )," & -- AM243
" 442 (BC_2 , * , internal , 0 )," & -- AM243
" 441 (BC_7 , gpmc0_ad0 , bidir , X, 440, 1, Z )," &
" 440 (BC_2 , * , control , 1 )," &
" 439 (BC_7 , gpmc0_ad2 , bidir , X, 438, 1, Z )," &
" 438 (BC_2 , * , control , 1 )," &
" 437 (BC_7 , gpmc0_ad4 , bidir , X, 436, 1, Z )," &
" 436 (BC_2 , * , control , 1 )," &
" 435 (BC_7 , gpmc0_ad6 , bidir , X, 434, 1, Z )," &
" 434 (BC_2 , * , control , 1 )," &
" 433 (BC_2 , * , internal , 0 )," & -- AM243
" 432 (BC_2 , * , internal , 0 )," & -- AM243
" 431 (BC_7 , gpmc0_ad8 , bidir , X, 430, 1, Z )," &
" 430 (BC_2 , * , control , 1 )," &
" 429 (BC_7 , gpmc0_ad10 , bidir , X, 428, 1, Z )," &
" 428 (BC_2 , * , control , 1 )," &
" 427 (BC_7 , gpmc0_ad12 , bidir , X, 426, 1, Z )," &
" 426 (BC_2 , * , control , 1 )," &
" 425 (BC_7 , gpmc0_ad14 , bidir , X, 424, 1, Z )," &
" 424 (BC_2 , * , control , 1 )," &
" 423 (BC_2 , * , internal , 0 )," & -- AM243
" 422 (BC_2 , * , internal , 0 )," & -- AM243
" 421 (BC_7 , prg1_pru0_gpo9 , bidir , X, 420, 1, Z )," &
" 420 (BC_2 , * , control , 1 )," &
" 419 (BC_7 , prg1_pru1_gpo7 , bidir , X, 418, 1, Z )," &
" 418 (BC_2 , * , control , 1 )," &
" 417 (BC_7 , prg1_pru1_gpo10 , bidir , X, 416, 1, Z )," &
" 416 (BC_2 , * , control , 1 )," &
" 415 (BC_7 , prg1_pru0_gpo7 , bidir , X, 414, 1, Z )," &
" 414 (BC_2 , * , control , 1 )," &
" 413 (BC_7 , prg1_pru0_gpo8 , bidir , X, 412, 1, Z )," &
" 412 (BC_2 , * , control , 1 )," &
" 411 (BC_7 , prg1_pru1_gpo8 , bidir , X, 410, 1, Z )," &
" 410 (BC_2 , * , control , 1 )," &
" 409 (BC_7 , prg1_pru1_gpo19 , bidir , X, 408, 1, Z )," &
" 408 (BC_2 , * , control , 1 )," &
" 407 (BC_7 , prg1_pru1_gpo3 , bidir , X, 406, 1, Z )," &
" 406 (BC_2 , * , control , 1 )," &
" 405 (BC_7 , prg1_pru1_gpo6 , bidir , X, 404, 1, Z )," &
" 404 (BC_2 , * , control , 1 )," &
" 403 (BC_7 , prg1_pru1_gpo0 , bidir , X, 402, 1, Z )," &
" 402 (BC_2 , * , control , 1 )," &
" 401 (BC_7 , prg1_pru1_gpo14 , bidir , X, 400, 1, Z )," &
" 400 (BC_2 , * , control , 1 )," &
" 399 (BC_7 , prg1_pru1_gpo16 , bidir , X, 398, 1, Z )," &
" 398 (BC_2 , * , control , 1 )," &
" 397 (BC_7 , prg1_pru1_gpo11 , bidir , X, 396, 1, Z )," &
" 396 (BC_2 , * , control , 1 )," &
" 395 (BC_7 , prg1_pru0_gpo14 , bidir , X, 394, 1, Z )," &
" 394 (BC_2 , * , control , 1 )," &
" 393 (BC_7 , prg1_pru0_gpo16 , bidir , X, 392, 1, Z )," &
" 392 (BC_2 , * , control , 1 )," &
" 391 (BC_7 , prg1_pru0_gpo11 , bidir , X, 390, 1, Z )," &
" 390 (BC_2 , * , control , 1 )," &
" 389 (BC_7 , prg1_pru0_gpo3 , bidir , X, 388, 1, Z )," &
" 388 (BC_2 , * , control , 1 )," &
" 387 (BC_7 , prg1_pru0_gpo6 , bidir , X, 386, 1, Z )," &
" 386 (BC_2 , * , control , 1 )," &
" 385 (BC_7 , prg1_pru0_gpo0 , bidir , X, 384, 1, Z )," &
" 384 (BC_2 , * , control , 1 )," &
" 383 (BC_7 , prg1_pru0_gpo18 , bidir , X, 382, 1, Z )," &
" 382 (BC_2 , * , control , 1 )," &
" 381 (BC_7 , prg1_mdio0_mdio , bidir , X, 380, 1, Z )," &
" 380 (BC_2 , * , control , 1 )," &
" 379 (BC_7 , prg0_pru0_gpo9 , bidir , X, 378, 1, Z )," &
" 378 (BC_2 , * , control , 1 )," &
" 377 (BC_7 , prg0_pru1_gpo7 , bidir , X, 376, 1, Z )," &
" 376 (BC_2 , * , control , 1 )," &
" 375 (BC_7 , prg0_pru1_gpo10 , bidir , X, 374, 1, Z )," &
" 374 (BC_2 , * , control , 1 )," &
" 373 (BC_7 , prg0_pru1_gpo15 , bidir , X, 372, 1, Z )," &
" 372 (BC_2 , * , control , 1 )," &
" 371 (BC_7 , prg0_pru1_gpo13 , bidir , X, 370, 1, Z )," &
" 370 (BC_2 , * , control , 1 )," &
" 369 (BC_7 , prg0_pru1_gpo12 , bidir , X, 368, 1, Z )," &
" 368 (BC_2 , * , control , 1 )," &
" 367 (BC_7 , prg0_pru0_gpo15 , bidir , X, 366, 1, Z )," &
" 366 (BC_2 , * , control , 1 )," &
" 365 (BC_7 , prg0_pru0_gpo13 , bidir , X, 364, 1, Z )," &
" 364 (BC_2 , * , control , 1 )," &
" 363 (BC_7 , prg0_pru0_gpo12 , bidir , X, 362, 1, Z )," &
" 362 (BC_2 , * , control , 1 )," &
" 361 (BC_7 , prg0_pru1_gpo4 , bidir , X, 360, 1, Z )," &
" 360 (BC_2 , * , control , 1 )," &
" 359 (BC_7 , prg0_pru1_gpo2 , bidir , X, 358, 1, Z )," &
" 358 (BC_2 , * , control , 1 )," &
" 357 (BC_7 , prg0_pru1_gpo1 , bidir , X, 356, 1, Z )," &
" 356 (BC_2 , * , control , 1 )," &
" 355 (BC_7 , prg0_pru0_gpo4 , bidir , X, 354, 1, Z )," &
" 354 (BC_2 , * , control , 1 )," &
" 353 (BC_7 , prg0_pru0_gpo2 , bidir , X, 352, 1, Z )," &
" 352 (BC_2 , * , control , 1 )," &
" 351 (BC_7 , prg0_pru0_gpo1 , bidir , X, 350, 1, Z )," &
" 350 (BC_2 , * , control , 1 )," &
" 349 (BC_7 , prg0_pru0_gpo19 , bidir , X, 348, 1, Z )," &
" 348 (BC_2 , * , control , 1 )," &
" 347 (BC_7 , prg0_pru0_gpo17 , bidir , X, 346, 1, Z )," &
" 346 (BC_2 , * , control , 1 )," &
" 345 (BC_7 , prg0_pru0_gpo7 , bidir , X, 344, 1, Z )," &
" 344 (BC_2 , * , control , 1 )," &
" 343 (BC_7 , prg0_pru1_gpo19 , bidir , X, 342, 1, Z )," &
" 342 (BC_2 , * , control , 1 )," &
" 341 (BC_7 , prg0_pru1_gpo8 , bidir , X, 340, 1, Z )," &
" 340 (BC_2 , * , control , 1 )," &
" 339 (BC_7 , prg0_mdio0_mdio , bidir , X, 338, 1, Z )," &
" 338 (BC_2 , * , control , 1 )," &
" 337 (BC_2 , * , internal , 0 )," & -- AM243
" 336 (BC_2 , * , internal , 0 )," & -- AM243
" 335 (BC_2 , * , internal , 0 )," & -- AM243
" 334 (BC_2 , * , internal , 0 )," & -- AM243
" 333 (BC_2 , * , internal , 0 )," & -- AM243
" 332 (BC_2 , * , internal , 0 )," & -- AM243
" 331 (BC_2 , * , internal , 0 )," & -- AM243
" 330 (BC_2 , * , internal , 0 )," & -- AM243
" 329 (BC_2 , * , internal , 0 )," & -- AM243
" 328 (BC_2 , * , internal , 0 )," & -- AM243
" 327 (BC_2 , * , internal , 0 )," & -- AM243
" 326 (BC_2 , * , internal , 0 )," & -- AM243
" 325 (BC_2 , * , internal , 0 )," & -- AM243
" 324 (BC_2 , * , internal , 0 )," & -- AM243
" 323 (BC_2 , * , internal , 0 )," & -- AM243
" 322 (BC_2 , * , internal , 0 )," & -- AM243
" 321 (BC_2 , * , internal , 0 )," & -- AM243
" 320 (BC_2 , * , internal , 0 )," & -- AM243
" 319 (BC_2 , * , internal , 0 )," & -- AM243
" 318 (BC_2 , * , internal , 0 )," & -- AM243
" 317 (BC_2 , * , internal , 0 )," & -- AM243
" 316 (BC_2 , * , internal , 0 )," & -- AM243
" 315 (BC_2 , * , internal , 0 )," & -- AM243
" 314 (BC_2 , * , internal , 0 )," & -- AM243
" 313 (BC_2 , * , internal , 0 )," & -- AM243
" 312 (BC_2 , * , internal , 0 )," & -- AM243
" 311 (BC_2 , * , internal , 0 )," & -- AM243
" 310 (BC_2 , * , internal , 0 )," & -- AM243
" 309 (BC_2 , * , internal , 0 )," & -- AM243
" 308 (BC_2 , * , internal , 0 )," & -- AM243
" 307 (BC_2 , * , internal , 0 )," & -- AM243
" 306 (BC_2 , * , internal , 0 )," & -- AM243
" 305 (BC_2 , * , internal , 0 )," & -- AM243
" 304 (BC_2 , * , internal , 0 )," & -- AM243
" 303 (BC_2 , * , internal , 0 )," & -- AM243
" 302 (BC_2 , * , internal , 0 )," & -- AM243
" 301 (BC_2 , * , internal , 0 )," & -- AM243
" 300 (BC_2 , * , internal , 0 )," & -- AM243
" 299 (BC_2 , * , internal , 0 )," & -- AM243
" 298 (BC_2 , * , internal , 0 )," & -- AM243
" 297 (BC_2 , * , internal , 0 )," & -- AM243
" 296 (BC_2 , * , internal , 0 )," & -- AM243
" 295 (BC_2 , * , internal , 0 )," & -- AM243
" 294 (BC_2 , * , internal , 0 )," & -- AM243
" 293 (BC_2 , * , internal , 0 )," & -- AM243
" 292 (BC_2 , * , internal , 0 )," & -- AM243
" 291 (BC_2 , * , internal , 0 )," & -- AM243
" 290 (BC_2 , * , internal , 0 )," & -- AM243
" 289 (BC_2 , * , internal , 0 )," & -- AM243
" 288 (BC_2 , * , internal , 0 )," & -- AM243
" 287 (BC_2 , * , internal , 0 )," & -- AM243
" 286 (BC_2 , * , internal , 0 )," & -- AM243
" 285 (BC_2 , * , internal , 0 )," & -- AM243
" 284 (BC_2 , * , internal , 0 )," & -- AM243
" 283 (BC_2 , * , internal , 0 )," & -- AM243
" 282 (BC_2 , * , internal , 0 )," & -- AM243
" 281 (BC_2 , * , internal , 0 )," & -- AM243
" 280 (BC_2 , * , internal , 0 )," & -- AM243
" 279 (BC_2 , * , internal , 0 )," & -- AM243
" 278 (BC_2 , * , internal , 0 )," & -- AM243
" 277 (BC_2 , * , internal , 0 )," & -- AM243
" 276 (BC_2 , * , internal , 0 )," & -- AM243
" 275 (BC_2 , * , internal , 0 )," & -- AM243
" 274 (BC_2 , * , internal , 0 )," & -- AM243
" 273 (BC_2 , * , internal , 0 )," & -- AM243
" 272 (BC_2 , * , internal , 0 )," & -- AM243
" 271 (BC_2 , * , internal , 0 )," & -- AM243
" 270 (BC_2 , * , internal , 0 )," & -- AM243
" 269 (BC_2 , * , internal , 0 )," & -- AM243
" 268 (BC_2 , * , internal , 0 )," & -- AM243
" 267 (BC_2 , * , internal , 0 )," & -- AM243
" 266 (BC_2 , * , internal , 0 )," & -- AM243
" 265 (BC_2 , * , internal , 0 )," & -- AM243
" 264 (BC_2 , * , internal , 0 )," & -- AM243
" 263 (BC_2 , * , internal , 0 )," & -- AM243
" 262 (BC_2 , * , internal , 0 )," & -- AM243
" 261 (BC_2 , * , internal , 0 )," & -- AM243
" 260 (BC_2 , * , internal , 0 )," & -- AM243
" 259 (BC_2 , * , internal , 0 )," & -- AM243
" 258 (BC_2 , * , internal , 0 )," & -- AM243
" 257 (BC_2 , * , internal , 0 )," & -- AM243
" 256 (BC_2 , * , internal , 0 )," & -- AM243
" 255 (BC_2 , * , internal , 0 )," & -- AM243
" 254 (BC_2 , * , internal , 0 )," & -- AM243
" 253 (BC_2 , * , internal , 0 )," & -- AM243
" 252 (BC_2 , * , internal , 0 )," & -- AM243
" 251 (BC_2 , * , internal , 0 )," & -- AM243
" 250 (BC_2 , * , internal , 0 )," & -- AM243
" 249 (BC_2 , * , internal , 0 )," & -- AM243
" 248 (BC_2 , * , internal , 0 )," & -- AM243
" 247 (BC_2 , * , internal , 0 )," & -- AM243
" 246 (BC_2 , * , internal , 0 )," & -- AM243
" 245 (BC_2 , * , internal , 0 )," & -- AM243
" 244 (BC_2 , * , internal , 0 )," & -- AM243
" 243 (BC_2 , * , internal , 0 )," & -- AM243
" 242 (BC_2 , * , internal , 0 )," & -- AM243
" 241 (BC_2 , * , internal , 0 )," & -- AM243
" 240 (BC_2 , * , internal , 0 )," & -- AM243
" 239 (BC_2 , * , internal , 0 )," & -- AM243
" 238 (BC_2 , * , internal , 0 )," & -- AM243
" 237 (BC_2 , * , internal , 0 )," & -- AM243
" 236 (BC_2 , * , internal , 0 )," & -- AM243
" 235 (BC_2 , * , internal , 0 )," & -- AM243
" 234 (BC_2 , * , internal , 0 )," & -- AM243
" 233 (BC_7 , prg0_mdio0_mdc , bidir , X, 232, 1, Z )," &
" 232 (BC_2 , * , control , 1 )," &
" 231 (BC_7 , prg0_pru1_gpo5 , bidir , X, 230, 1, Z )," &
" 230 (BC_2 , * , control , 1 )," &
" 229 (BC_7 , prg0_pru1_gpo18 , bidir , X, 228, 1, Z )," &
" 228 (BC_2 , * , control , 1 )," &
" 227 (BC_7 , prg0_pru0_gpo5 , bidir , X, 226, 1, Z )," &
" 226 (BC_2 , * , control , 1 )," &
" 225 (BC_7 , prg0_pru0_gpo8 , bidir , X, 224, 1, Z )," &
" 224 (BC_2 , * , control , 1 )," &
" 223 (BC_7 , prg0_pru0_gpo18 , bidir , X, 222, 1, Z )," &
" 222 (BC_2 , * , control , 1 )," &
" 221 (BC_7 , prg0_pru0_gpo0 , bidir , X, 220, 1, Z )," &
" 220 (BC_2 , * , control , 1 )," &
" 219 (BC_7 , prg0_pru0_gpo6 , bidir , X, 218, 1, Z )," &
" 218 (BC_2 , * , control , 1 )," &
" 217 (BC_7 , prg0_pru0_gpo3 , bidir , X, 216, 1, Z )," &
" 216 (BC_2 , * , control , 1 )," &
" 215 (BC_7 , prg0_pru1_gpo0 , bidir , X, 214, 1, Z )," &
" 214 (BC_2 , * , control , 1 )," &
" 213 (BC_7 , prg0_pru1_gpo6 , bidir , X, 212, 1, Z )," &
" 212 (BC_2 , * , control , 1 )," &
" 211 (BC_7 , prg0_pru1_gpo3 , bidir , X, 210, 1, Z )," &
" 210 (BC_2 , * , control , 1 )," &
" 209 (BC_7 , prg0_pru0_gpo11 , bidir , X, 208, 1, Z )," &
" 208 (BC_2 , * , control , 1 )," &
" 207 (BC_7 , prg0_pru0_gpo16 , bidir , X, 206, 1, Z )," &
" 206 (BC_2 , * , control , 1 )," &
" 205 (BC_7 , prg0_pru0_gpo14 , bidir , X, 204, 1, Z )," &
" 204 (BC_2 , * , control , 1 )," &
" 203 (BC_7 , prg0_pru1_gpo11 , bidir , X, 202, 1, Z )," &
" 202 (BC_2 , * , control , 1 )," &
" 201 (BC_7 , prg0_pru1_gpo16 , bidir , X, 200, 1, Z )," &
" 200 (BC_2 , * , control , 1 )," &
" 199 (BC_7 , prg0_pru1_gpo14 , bidir , X, 198, 1, Z )," &
" 198 (BC_2 , * , control , 1 )," &
" 197 (BC_7 , prg0_pru1_gpo17 , bidir , X, 196, 1, Z )," &
" 196 (BC_2 , * , control , 1 )," &
" 195 (BC_7 , prg0_pru1_gpo9 , bidir , X, 194, 1, Z )," &
" 194 (BC_2 , * , control , 1 )," &
" 193 (BC_7 , prg0_pru0_gpo10 , bidir , X, 192, 1, Z )," &
" 192 (BC_2 , * , control , 1 )," &
" 191 (BC_7 , prg1_mdio0_mdc , bidir , X, 190, 1, Z )," &
" 190 (BC_2 , * , control , 1 )," &
" 189 (BC_7 , prg1_pru0_gpo17 , bidir , X, 188, 1, Z )," &
" 188 (BC_2 , * , control , 1 )," &
" 187 (BC_7 , prg1_pru0_gpo19 , bidir , X, 186, 1, Z )," &
" 186 (BC_2 , * , control , 1 )," &
" 185 (BC_7 , prg1_pru0_gpo1 , bidir , X, 184, 1, Z )," &
" 184 (BC_2 , * , control , 1 )," &
" 183 (BC_7 , prg1_pru0_gpo2 , bidir , X, 182, 1, Z )," &
" 182 (BC_2 , * , control , 1 )," &
" 181 (BC_7 , prg1_pru0_gpo4 , bidir , X, 180, 1, Z )," &
" 180 (BC_2 , * , control , 1 )," &
" 179 (BC_7 , prg1_pru0_gpo12 , bidir , X, 178, 1, Z )," &
" 178 (BC_2 , * , control , 1 )," &
" 177 (BC_7 , prg1_pru0_gpo13 , bidir , X, 176, 1, Z )," &
" 176 (BC_2 , * , control , 1 )," &
" 175 (BC_7 , prg1_pru0_gpo15 , bidir , X, 174, 1, Z )," &
" 174 (BC_2 , * , control , 1 )," &
" 173 (BC_7 , prg1_pru1_gpo12 , bidir , X, 172, 1, Z )," &
" 172 (BC_2 , * , control , 1 )," &
" 171 (BC_7 , prg1_pru1_gpo13 , bidir , X, 170, 1, Z )," &
" 170 (BC_2 , * , control , 1 )," &
" 169 (BC_7 , prg1_pru1_gpo15 , bidir , X, 168, 1, Z )," &
" 168 (BC_2 , * , control , 1 )," &
" 167 (BC_7 , prg1_pru1_gpo1 , bidir , X, 166, 1, Z )," &
" 166 (BC_2 , * , control , 1 )," &
" 165 (BC_7 , prg1_pru1_gpo2 , bidir , X, 164, 1, Z )," &
" 164 (BC_2 , * , control , 1 )," &
" 163 (BC_7 , prg1_pru1_gpo4 , bidir , X, 162, 1, Z )," &
" 162 (BC_2 , * , control , 1 )," &
" 161 (BC_7 , prg1_pru1_gpo18 , bidir , X, 160, 1, Z )," &
" 160 (BC_2 , * , control , 1 )," &
" 159 (BC_7 , prg1_pru1_gpo5 , bidir , X, 158, 1, Z )," &
" 158 (BC_2 , * , control , 1 )," &
" 157 (BC_7 , prg1_pru0_gpo5 , bidir , X, 156, 1, Z )," &
" 156 (BC_2 , * , control , 1 )," &
" 155 (BC_7 , prg1_pru1_gpo17 , bidir , X, 154, 1, Z )," &
" 154 (BC_2 , * , control , 1 )," &
" 153 (BC_7 , prg1_pru1_gpo9 , bidir , X, 152, 1, Z )," &
" 152 (BC_2 , * , control , 1 )," &
" 151 (BC_7 , prg1_pru0_gpo10 , bidir , X, 150, 1, Z )," &
" 150 (BC_2 , * , control , 1 )," &
" 149 (BC_4 , * , internal , X )," & -- 4 (BC_IN, rx_p_ln_0, INPUT, X)
" 148 (BC_2 , * , internal , 0 )," & -- AM243
" 147 (BC_2 , * , internal , 0 )," & -- AM243
" 146 (BC_2 , * , internal , 0 )," & -- AM243
" 145 (BC_1 , * , internal , X )," & -- 0 (BC_ENAB_NT, *, INTERNAL, X)
" 144 (BC_2 , * , internal , 0 )," & -- AM243
" 143 (BC_2 , * , internal , 0 )," & -- AM243
" 142 (BC_7 , gpmc0_ad15 , bidir , X, 141, 1, Z )," &
" 141 (BC_2 , * , control , 1 )," &
" 140 (BC_7 , gpmc0_ad13 , bidir , X, 139, 1, Z )," &
" 139 (BC_2 , * , control , 1 )," &
" 138 (BC_7 , gpmc0_ad11 , bidir , X, 137, 1, Z )," &
" 137 (BC_2 , * , control , 1 )," &
" 136 (BC_7 , gpmc0_ad9 , bidir , X, 135, 1, Z )," &
" 135 (BC_2 , * , control , 1 )," &
" 134 (BC_1 , * , internal , 0 )," &
" 133 (BC_1 , * , internal , 0 )," &
" 132 (BC_7 , gpmc0_ad7 , bidir , X, 131, 1, Z )," &
" 131 (BC_2 , * , control , 1 )," &
" 130 (BC_7 , gpmc0_ad5 , bidir , X, 129, 1, Z )," &
" 129 (BC_2 , * , control , 1 )," &
" 128 (BC_7 , gpmc0_ad3 , bidir , X, 127, 1, Z )," &
" 127 (BC_2 , * , control , 1 )," &
" 126 (BC_7 , gpmc0_ad1 , bidir , X, 125, 1, Z )," &
" 125 (BC_2 , * , control , 1 )," &
" 124 (BC_7 , gpmc0_be1n , bidir , X, 123, 1, Z )," &
" 123 (BC_2 , * , control , 1 )," &
" 122 (BC_2 , * , internal , 0 )," & -- AM243
" 121 (BC_2 , * , internal , 0 )," & -- AM243
" 120 (BC_2 , * , internal , 0 )," & -- AM243
" 119 (BC_2 , * , internal , 0 )," & -- AM243
" 118 (BC_2 , * , internal , 0 )," & -- AM243
" 117 (BC_2 , * , internal , 0 )," & -- AM243
" 116 (BC_2 , * , internal , 0 )," & -- AM243
" 115 (BC_2 , * , internal , 0 )," & -- AM243
" 114 (BC_2 , * , internal , 0 )," & -- AM243
" 113 (BC_2 , * , internal , 0 )," & -- AM243
" 112 (BC_2 , * , internal , 0 )," & -- AM243
" 111 (BC_2 , * , internal , 0 )," & -- AM243
" 110 (BC_2 , * , internal , 0 )," & -- AM243
" 109 (BC_2 , * , internal , 0 )," & -- AM243
" 108 (BC_7 , ospi0_lbclko , bidir , X, 107, 1, Z )," &
" 107 (BC_2 , * , control , 1 )," &
" 106 (BC_7 , ospi0_d3 , bidir , X, 105, 1, Z )," &
" 105 (BC_2 , * , control , 1 )," &
" 104 (BC_7 , ospi0_d1 , bidir , X, 103, 1, Z )," &
" 103 (BC_2 , * , control , 1 )," &
" 102 (BC_7 , ospi0_csn0 , bidir , X, 101, 1, Z )," &
" 101 (BC_2 , * , control , 1 )," &
" 100 (BC_2 , * , internal , 0 )," & -- AM243
" 99 (BC_2 , * , internal , 0 )," & -- AM243
" 98 (BC_7 , mmc1_dat3 , bidir , X, 97, 1, Z )," &
" 97 (BC_2 , * , control , 1 )," &
" 96 (BC_1 , * , internal , 0 )," &
" 95 (BC_1 , * , internal , 0 )," &
" 94 (BC_7 , mmc1_dat1 , bidir , X, 93, 1, Z )," &
" 93 (BC_2 , * , control , 1 )," &
" 92 (BC_7 , mmc1_cmd , bidir , X, 91, 1, Z )," &
" 91 (BC_2 , * , control , 1 )," &
" 90 (BC_1 , adc0_ain0 , input , X )," &
" 89 (BC_1 , adc0_ain1 , input , X )," &
" 88 (BC_1 , adc0_ain2 , input , X )," &
" 87 (BC_1 , adc0_ain3 , input , X )," &
" 86 (BC_1 , adc0_ain4 , input , X )," &
" 85 (BC_1 , adc0_ain5 , input , X )," &
" 84 (BC_1 , adc0_ain6 , input , X )," &
" 83 (BC_1 , adc0_ain7 , input , X )," &
" 82 (BC_7 , resetstatz , bidir , X, 81, 1, Z )," &
" 81 (BC_2 , * , control , 1 )," &
" 80 (BC_7 , usb0_drvvbus , bidir , X, 79, 1, PULL0 )," &
" 79 (BC_2 , * , control , 1 )," &
" 78 (BC_7 , mmc1_sdcd , bidir , X, 77, 1, Z )," &
" 77 (BC_2 , * , control , 1 )," &
" 76 (BC_7 , i2c1_sda , bidir , X, 75, 1, Z )," &
" 75 (BC_2 , * , control , 1 )," &
" 74 (BC_1 , i2c0_sda , output2 , 1, 74, 1, WEAK1 )," &
" 73 (BC_1 , * , internal , 0 )," &
" 72 (BC_3 , i2c0_sda , input , X )," &
" 71 (BC_7 , mcan1_rx , bidir , X, 70, 1, Z )," &
" 70 (BC_2 , * , control , 1 )," &
" 69 (BC_7 , mcan0_rx , bidir , X, 68, 1, Z )," &
" 68 (BC_2 , * , control , 1 )," &
" 67 (BC_7 , uart1_txd , bidir , X, 66, 1, Z )," &
" 66 (BC_2 , * , control , 1 )," &
" 65 (BC_7 , uart1_rtsn , bidir , X, 64, 1, Z )," &
" 64 (BC_2 , * , control , 1 )," &
" 63 (BC_7 , uart0_txd , bidir , X, 62, 1, Z )," &
" 62 (BC_2 , * , control , 1 )," &
" 61 (BC_7 , uart0_rtsn , bidir , X, 60, 1, Z )," &
" 60 (BC_2 , * , control , 1 )," &
" 59 (BC_2 , * , internal , 0 )," & -- AM243
" 58 (BC_2 , * , internal , 0 )," & -- AM243
" 57 (BC_2 , * , internal , 0 )," & -- AM243
" 56 (BC_2 , * , internal , 0 )," & -- AM243
" 55 (BC_2 , * , internal , 0 )," & -- AM243
" 54 (BC_2 , * , internal , 0 )," & -- AM243
" 53 (BC_7 , spi0_d0 , bidir , X, 52, 1, Z )," &
" 52 (BC_2 , * , control , 1 )," &
" 51 (BC_2 , * , internal , 0 )," & -- AM243
" 50 (BC_2 , * , internal , 0 )," & -- AM243
" 49 (BC_2 , * , internal , 0 )," & -- AM243
" 48 (BC_2 , * , internal , 0 )," & -- AM243
" 47 (BC_2 , * , internal , 0 )," & -- AM243
" 46 (BC_2 , * , internal , 0 )," & -- AM243
" 45 (BC_2 , * , internal , 0 )," & -- AM243
" 44 (BC_2 , * , internal , 0 )," & -- AM243
" 43 (BC_2 , * , internal , 0 )," & -- AM243
" 42 (BC_2 , * , internal , 0 )," & -- AM243
" 41 (BC_2 , * , internal , 0 )," & -- AM243
" 40 (BC_2 , * , internal , 0 )," & -- AM243
" 39 (BC_7 , mcu_uart0_ctsn , bidir , X, 38, 1, Z )," &
" 38 (BC_2 , * , control , 1 )," &
" 37 (BC_7 , mcu_uart0_rxd , bidir , X, 36, 1, Z )," &
" 36 (BC_2 , * , control , 1 )," &
" 35 (BC_2 , * , internal , 0 )," & -- AM243
" 34 (BC_2 , * , internal , 0 )," & -- AM243
" 33 (BC_2 , * , internal , 0 )," & -- AM243
" 32 (BC_2 , * , internal , 0 )," & -- AM243
" 31 (BC_2 , * , internal , 0 )," & -- AM243
" 30 (BC_1 , * , internal , 0 )," &
" 29 (BC_2 , * , internal , 0 )," & -- AM243
" 28 (BC_2 , * , internal , 0 )," & -- AM243
" 27 (BC_2 , * , internal , 0 )," & -- AM243
" 26 (BC_7 , mcu_resetstatz , bidir , X, 25, 1, Z )," &
" 25 (BC_2 , * , control , 1 )," &
" 24 (BC_7 , mcu_safety_errorn , bidir , X, 23, 1, PULL0 )," &
" 23 (BC_2 , * , control , 1 )," &
" 22 (BC_2 , * , internal , 0 )," & -- AM243
" 21 (BC_2 , * , internal , 0 )," & -- AM243
" 20 (BC_2 , * , internal , 0 )," & -- AM243
" 19 (BC_1 , * , internal , 0 )," &
" 18 (BC_2 , * , internal , 0 )," & -- AM243
" 17 (BC_2 , * , internal , 0 )," & -- AM243
" 16 (BC_2 , * , internal , 0 )," & -- AM243
" 15 (BC_2 , * , internal , 0 )," & -- AM243
" 14 (BC_2 , * , internal , 0 )," & -- AM243
" 13 (BC_7 , mcu_uart0_txd , bidir , X, 12, 1, Z )," &
" 12 (BC_2 , * , control , 1 )," &
" 11 (BC_7 , mcu_uart0_rtsn , bidir , X, 10, 1, Z )," &
" 10 (BC_2 , * , control , 1 )," &
" 9 (BC_2 , * , internal , 0 )," & -- AM243
" 8 (BC_2 , * , internal , 0 )," & -- AM243
" 7 (BC_2 , * , internal , 0 )," & -- AM243
" 6 (BC_2 , * , internal , 0 )," & -- AM243
" 5 (BC_2 , * , internal , 0 )," & -- AM243
" 4 (BC_2 , * , internal , 0 )," & -- AM243
" 3 (BC_2 , * , internal , 0 )," & -- AM243
" 2 (BC_2 , * , internal , 0 )," & -- AM243
" 1 (BC_2 , * , internal , 0 )," & -- AM243
" 0 (BC_2 , * , internal , 0 )"; -- AM243
attribute DESIGN_WARNING of AM243 : entity is
" According to simulation, BSD JTAG TAP may not work correctly unless "&
" device has completed RESET sequence first. "&
" Forcing PORz low then release (no clock pulses required) would meet "&
" the requirement. "&
" "&
" Note that boundary scan registers with disable result WEAK1 are "&
" open drain type pins, which will require external pull-ups for "&
" test to perform correctly. "&
" "&
" In order to enter bscan mode correctly, TMS must be low at the "&
" rising edge of TRSTz and at least one cycle after TRSTz is high. ";
end AM243;