BSDL Files Library for JTAG

The only free public library that contains thousands of BSDL (Boundary Scan Description Language) models to use with BScan/JTAG tools

BSDL model: CYD02S18V_256FBGA

	
-- *************************************************************
-- Copyright (C) 2004 Cypress Semiconductor Corporation.
--
-- All rights reserved. This Software and associated documentation are
-- owned by Cypress Semiconductor Incorporated, and may be used only
-- as authorized in the license agreement controlling such use. No part of
-- this publication may be reproduced, transmitted, modified,
-- distributed, displayed or translated, in any form or by any means,
-- electronic, mechanical, manual, optical, or otherwise, without prior
-- written permission of Cypress Semiconductor Incorporated, or as
-- expressly provided by the license agreement. Authorized users agree
-- to be bound by the Destination Control Statement and Disclaimer
-- notice below.
--
-- Destination Control Statement
-- All technical data contained in this publication is subject to the
-- export control laws of the United States of America. Disclosure to
-- nationals of other countries contrary to United States law is
-- prohibited. It is the reader's responsibility to determine the
-- applicable regulations and to comply with them.
--
-- Disclaimer
-- Cypress Semiconductor Corporation, makes no warranty of any kind,
-- express or implied, with regard to this material, including, but not
-- limited to, the implied warranties of merchantability and fitness
-- for a particular purpose. Cypress Semiconductor Incorporated,
-- reserves the right to make changes without further notice to the
-- materials described herein. Cypress Semiconductor Incorporated does
-- not assume any liability arising out of the application or use of
-- any product or circuit described herein. The Cypress Semiconductor
-- Incorporated products described herein are not authorized for use
-- as components in life-support devices.
--
-- end Copyright Notice
--
-- *************************************************************

-- *************************************************************
-- File : CYD02S18V_256FBGA.bsd
-- Part Numbers: CYD02S18V-*BB*
-- Date : September 20, 2004
-- Revision : 1.00 - Initial Revision
-- Usage Notes: The MRSTb pin of the device resets both the system
--              logic and JTAG logic and should be treated as a 
--              compliance enable pin and forced high during JTAG
--              testing.
--
--              The TAP controller is not fully compliant andshould 
--              not be allowed to enter the Pause-DR or Pause-IR 
--              states and then returned to Shift-DR and Shift-IR 
--              respectively. 
-- *************************************************************

entity CYD02S18V_256FBGA is

 GENERIC (PHYSICAL_PIN_MAP : string := "UNDEFINED");

 PORT (
      la :      INOUT bit_vector(16 DOWNTO 0);
      ladsb:    IN    bit;
      lce0b:    IN    bit;
      lce1:     IN    bit;
      lclk :    IN    bit;
      lcntenb:  IN    bit;
      lcntrstb: IN    bit;
      lcntmsk:  IN    bit;
      ldq:      INOUT bit_vector(17 DOWNTO 0);
      loeb :    IN    bit;
      lintb:    OUT   bit;
      lcntintb: OUT   bit;
      lrw  :    IN    bit;
      lbb  :    IN    bit_vector(1 DOWNTO 0);
      ra :      INOUT bit_vector(16 DOWNTO 0);
      radsb:    IN    bit;
      rce0b:    IN    bit;
      rce1 :    IN    bit;
      rclk :    IN    bit;
      rcntenb:  IN    bit;
      rcntrstb: IN    bit;
      rcntmsk:  IN    bit;
      rdq:      INOUT bit_vector(17 DOWNTO 0);
      roeb :    IN    bit;
      rintb:    OUT   bit;
      rcntintb: OUT   bit;
      rrw  :    IN    bit;
      rbb  :    IN    bit_vector(1 DOWNTO 0);
      mrstb:    IN    bit;
      TMS  :    IN    bit;
      TDI  :    IN    bit;
      TDO  :    OUT   bit;
      TCK  :    IN    bit;
      vcore  :  linkage bit_vector(7 DOWNTO 0); 
      vss    :  linkage bit_vector(48 DOWNTO 0);
      lvddio :  linkage bit_vector(13 DOWNTO 0);
      rvddio :  linkage bit_vector(13 DOWNTO 0);
      vref   :  linkage bit_vector(3 DOWNTO 0);
      vttl   :  linkage bit_vector(5 DOWNTO 0);
      NC   :    linkage bit_vector(59 DOWNTO 0)
       );

 use STD_1149_1_1994.all;

 attribute COMPONENT_CONFORMANCE of CYD02S18V_256FBGA :
          entity is "STD_1149_1_1993";

 attribute PIN_MAP of CYD02S18V_256FBGA : entity is PHYSICAL_PIN_MAP;

 constant UNDEFINED : PIN_MAP_STRING :=
   "mrstb: C9," &
   "TCK: P7," &
   "TDI: P10," &
   "TDO: P9," &
   "TMS: P8," &
   "la:    (M1,L2,L1,K2,K1,J2,J1,H2,H1," &
   "        G2,G1,F2,F1,E2,E1,D2,D1)," &
   "lclk: H3," &
   "ladsb: L3," &
   "lbb:    (K4,L4)," &
   "lce0b: E3," &
   "lce1: E4," &
   "lcntenb: P3," &
   "lcntintb: F3," &
   "lcntmsk: N3," &
   "lcntrstb: P4," &
   "lintb: C4," &
   "loeb: K3," &
   "lrw: M3," &
   "ldq:    (A4,A5,B5,B6,A6,A7,B7,B8,A8," &
   "         T4,T5,R5,R6,T6,T7,R7,R8,T8)," &
   "ra:    (M16,L15,L16,K15,K16,J15,J16,H15,H16," &
   "        G15,G16,F15,F16,E15,E16,D15,D16)," &
   "rclk: H14," &
   "radsb: L14," &
   "rbb:    (K13,L13)," &
   "rce0b: E14," &
   "rce1: E13," &
   "rcntenb: P14," &
   "rcntintb: F14," &
   "rcntmsk: N14," &
   "rcntrstb: P13," &
   "rintb: C13," &
   "roeb: K14," &
   "rrw: M14," &
   "rdq:    (A13,A12,B12,B11,A11,A10,B10,B9,A9," &
   "         T13,T12,R12,R11,T11,T10,R10,R9,T9)," &
   "vcore:    (E8,E9,H12,H5,J12,J5,M8,M9)," &
   "vss:    (J3,M4,F6,D6,N5,J4,J14,M13,L11,D11," &
   "         N12,J13,F7,F8,F9,F10,F11,G6,G7,G8," &
   "         G9,G10,G11,H6,H7,H8,H9,H10,H11,D7," &
   "         J11,J6,J7,J8,J9,K10,J10,K8,K9,L10," &
   "         L6,L7,L8,L9,K11,K6,K7,C7,C10)," &
   "lvddio:    (C3,D5,D3,N7,E5,E6,E7,F5,G5,K5," &
   "            L5,M5,M6,M7)," &
   "rvddio:    (C14,D12,D14,N10,E10,E11,E12,F12,G12,K12," &
   "            L12,M10,M11,M12)," &
   "vref:    (D4,D13,N4,N13)," &
   "vttl:    (D8,D9,H13,H4,N8,N9)," &
   "NC:    (C8,N2,N1,M2,P5,P6,C5,C6,F4,G4," &
   "        G3,N6,C2,C1,B1,A1,B2,A2,B3,A3," &
   "        B4,P2,P1,R1,T1,R2,T2,R3,T3,R4," &
   "        N15,N16,M15,P12,P11,C12,C11,F13,G13,G14," &
   "        N11,C15,C16,B16,A16,B15,A15,B14,A14,B13," &
   "        P15,P16,R16,T16,R15,T15,R14,T14,R13,D10)";

 attribute TAP_SCAN_IN of TDI     : signal is true;
 attribute TAP_SCAN_OUT of TDO    : signal is true;
 attribute TAP_SCAN_MODE of TMS   : signal is true;
 attribute TAP_SCAN_CLOCK of TCK  : signal is (10.00e6,BOTH);

 attribute COMPLIANCE_PATTERNS of CYD02S18V_256FBGA : entity is
    "(mrstb) (1)";

 attribute INSTRUCTION_LENGTH of CYD02S18V_256FBGA : entity is 4;

 attribute INSTRUCTION_OPCODE of CYD02S18V_256FBGA : entity is
    "EXTEST   (0000),"&
    "BYPASS   (1111),"&
    "IDCODE   (1011),"&
    "HIGHZ    (0111),"&
    "CLAMP    (0100),"&
    "NBSRST   (1100),"&
    "SAMPLE   (1000)";

 attribute INSTRUCTION_CAPTURE of CYD02S18V_256FBGA : entity is "0001";

-- The part number field of the Device Identification Code is:
-- Revision A: "1100000000000001" (hex C001)
-- Revision B: "1100000010010001" (hex C091)
attribute IDCODE_REGISTER of CYD02S18V_256FBGA : entity is
    "0000"&               --4-bit Version
    "1100000000000001"&   --16-bit Part Number (hex C001)
    "00000110100"&        --11-bit Manufacturer's Identity (hex 034)
    "1";                  --Mandatory LSB

 attribute REGISTER_ACCESS of CYD02S18V_256FBGA : entity is
  "BOUNDARY (EXTEST,SAMPLE),"&
  "BYPASS  (HIGHZ,CLAMP,BYPASS,NBSRST)";

 attribute BOUNDARY_LENGTH of CYD02S18V_256FBGA : entity is 170;

 attribute BOUNDARY_REGISTER of CYD02S18V_256FBGA : entity is
  "0   (BC_1, *, control, 0),"&
  "1   (BC_7, ldq(0), bidir, X, 0, 0, Z),"&
  "2   (BC_1, *, control, 0),"&
  "3   (BC_7, ldq(1), bidir, X, 2, 0, Z),"&
  "4   (BC_1, *, control, 0),"&
  "5   (BC_7, ldq(7), bidir, X, 4, 0, Z),"&
  "6   (BC_1, *, control, 0),"&
  "7   (BC_7, ldq(3), bidir, X, 6, 0, Z),"&
  "8   (BC_1, *, control, 0),"&
  "9   (BC_7, ldq(4), bidir, X, 8, 0, Z),"&
  "10  (BC_1, *, control, 0),"&
  "11  (BC_7, ldq(5), bidir, X, 10, 0, Z),"&
  "12  (BC_1, *, control, 0),"&
  "13  (BC_7, ldq(8), bidir, X, 12, 0, Z),"&
  "14  (BC_1, *, control, 0),"&
  "15  (BC_7, ldq(2), bidir, X, 14, 0, Z),"&
  "16  (BC_1, *, control, 0),"&
  "17  (BC_7, ldq(6), bidir, X, 16, 0, Z),"&
  "18  (BC_1, *, control, 0),"&
  "19  (BC_7, la(16), bidir, X, 18, 0, Z),"&
  "20  (BC_1, *, control, 0),"&
  "21  (BC_7, la(15), bidir, X, 20, 0, Z),"&
  "22  (BC_1, *, control, 0),"&
  "23  (BC_7, la(14), bidir, X, 22, 0, Z),"&
  "24  (BC_1, *, control, 0),"&
  "25  (BC_7, la(13), bidir, X, 24, 0, Z),"&
  "26  (BC_1, *, control, 0),"&
  "27  (BC_7, la(12), bidir, X, 26, 0, Z),"&
  "28  (BC_1, *, control, 0),"&
  "29  (BC_7, la(11), bidir, X, 28, 0, Z),"&
  "30  (BC_1, *, control, 0),"&
  "31  (BC_7, la(10), bidir, X, 30, 0, Z),"&
  "32  (BC_1, *, control, 0),"&
  "33  (BC_7, la(9), bidir, X, 32, 0, Z),"&
  "34  (BC_1, *, control, 0),"&
  "35  (BC_7, la(8), bidir, X, 34, 0, Z),"&
  "36  (BC_1, lcntmsk, input, X),"&
  "37  (BC_1, lcntrstb, input, X),"&
  "38  (BC_1, lcntenb, input, X),"&
  "39  (BC_1, ladsb, input, X),"&
  "40  (BC_1, lclk, input, X),"&
  "41  (BC_1, lrw, input, X),"&
  "42  (BC_1, lce0b, input, X),"&
  "43  (BC_1, loeb, input, X),"&
  "44  (BC_1, lbb(1), input, X),"&
  "45  (BC_1, lbb(0), input, X),"&
  "46  (BC_1, lce1, input, X),"&
  "47  (BC_1, *, control, 0),"&
  "48  (BC_7, la(7), bidir, X, 47, 0, Z),"&
  "49  (BC_1, *, control, 0),"&
  "50  (BC_7, la(6), bidir, X, 49, 0, Z),"&
  "51  (BC_1, *, control, 0),"&
  "52  (BC_7, la(5), bidir, X, 51, 0, Z),"&
  "53  (BC_1, *, control, 0),"&
  "54  (BC_7, la(4), bidir, X, 53, 0, Z),"&
  "55  (BC_1, *, control, 0),"&
  "56  (BC_7, la(3), bidir, X, 55, 0, Z),"&
  "57  (BC_1, *, control, 0),"&
  "58  (BC_7, la(2), bidir, X, 57, 0, Z),"&
  "59  (BC_1, *, control, 0),"&
  "60  (BC_7, la(1), bidir, X, 59, 0, Z),"&
  "61  (BC_1, *, control, 0),"&
  "62  (BC_7, la(0), bidir, X, 61, 0, Z),"&
  "63  (BC_1, *, control, 0),"&
  "64  (BC_7, ldq(17), bidir, X, 63, 0, Z),"&
  "65  (BC_1, *, control, 0),"&
  "66  (BC_7, ldq(16), bidir, X, 65, 0, Z),"&
  "67  (BC_1, *, control, 0),"&
  "68  (BC_7, ldq(15), bidir, X, 67, 0, Z),"&
  "69  (BC_1, *, control, 0),"&
  "70  (BC_7, ldq(14), bidir, X, 69, 0, Z),"&
  "71  (BC_1, *, control, 0),"&
  "72  (BC_7, ldq(13), bidir, X, 71, 0, Z),"&
  "73  (BC_1, *, control, 0),"&
  "74  (BC_7, ldq(12), bidir, X, 73, 0, Z),"&
  "75  (BC_1, *, control, 0),"&
  "76  (BC_7, ldq(10), bidir, X, 75, 0, Z),"&
  "77  (BC_1, *, control, 0),"&
  "78  (BC_7, ldq(11), bidir, X, 77, 0, Z),"&
  "79  (BC_1, *, control, 0),"&
  "80  (BC_7, ldq(9), bidir, X, 79, 0, Z),"&
  "81  (BC_1, *, control, 0),"&
  "82  (BC_1, lintb, output3, X, 81, 0, Z),"&
  "83  (BC_1, *, control, 0),"&
  "84  (BC_1, lcntintb, output3, X, 83, 0, Z),"&
  "85  (BC_1, *, control, 0),"&
  "86  (BC_1, rcntintb, output3, X, 85, 0, Z),"&
  "87  (BC_1, *, control, 0),"&
  "88  (BC_1, rintb, output3, X, 87, 0, Z),"&
  "89  (BC_1, *, control, 0),"&
  "90  (BC_7, rdq(9), bidir, X, 89, 0, Z),"&
  "91  (BC_1, *, control, 0),"&
  "92  (BC_7, rdq(11), bidir, X, 91, 0, Z),"&
  "93  (BC_1, *, control, 0),"&
  "94  (BC_7, rdq(10), bidir, X, 93, 0, Z),"&
  "95  (BC_1, *, control, 0),"&
  "96  (BC_7, rdq(12), bidir, X, 95, 0, Z),"&
  "97  (BC_1, *, control, 0),"&
  "98  (BC_7, rdq(13), bidir, X, 97, 0, Z),"&
  "99  (BC_1, *, control, 0),"&
  "100 (BC_7, rdq(14), bidir, X, 99, 0, Z),"&
  "101 (BC_1, *, control, 0),"&
  "102 (BC_7, rdq(15), bidir, X, 101, 0, Z),"&
  "103 (BC_1, *, control, 0),"&
  "104 (BC_7, rdq(16), bidir, X, 103, 0, Z),"&
  "105 (BC_1, *, control, 0),"&
  "106 (BC_7, rdq(17), bidir, X, 105, 0, Z),"&
  "107 (BC_1, *, control, 0),"&
  "108 (BC_7, ra(0), bidir, X, 107, 0, Z),"&
  "109 (BC_1, *, control, 0),"&
  "110 (BC_7, ra(1), bidir, X, 109, 0, Z),"&
  "111 (BC_1, *, control, 0),"&
  "112 (BC_7, ra(2), bidir, X, 111, 0, Z),"&
  "113 (BC_1, *, control, 0),"&
  "114 (BC_7, ra(3), bidir, X, 113, 0, Z),"&
  "115 (BC_1, *, control, 0),"&
  "116 (BC_7, ra(4), bidir, X, 115, 0, Z),"&
  "117 (BC_1, *, control, 0),"&
  "118 (BC_7, ra(5), bidir, X, 117, 0, Z),"&
  "119 (BC_1, *, control, 0),"&
  "120 (BC_7, ra(6), bidir, X, 119, 0, Z),"&
  "121 (BC_1, *, control, 0),"&
  "122 (BC_7, ra(7), bidir, X, 121, 0, Z),"&
  "123 (BC_1, rce1, input, X),"&
  "124 (BC_1, rbb(1), input, X),"&
  "125 (BC_1, rbb(0), input, X),"&
  "126 (BC_1, roeb, input, X),"&
  "127 (BC_1, rce0b, input, X),"&
  "128 (BC_1, rrw, input, X),"&
  "129 (BC_1, rclk, input, X),"&
  "130 (BC_1, radsb, input, X),"&
  "131 (BC_1, rcntenb, input, X),"&
  "132 (BC_1, rcntrstb, input, X),"&
  "133 (BC_1, rcntmsk, input, X),"&
  "134 (BC_1, *, control, 0),"&
  "135 (BC_7, ra(8), bidir, X, 134, 0, Z),"&
  "136 (BC_1, *, control, 0),"&
  "137 (BC_7, ra(9), bidir, X, 136, 0, Z),"&
  "138 (BC_1, *, control, 0),"&
  "139 (BC_7, ra(10), bidir, X, 138, 0, Z),"&
  "140 (BC_1, *, control, 0),"&
  "141 (BC_7, ra(11), bidir, X, 140, 0, Z),"&
  "142 (BC_1, *, control, 0),"&
  "143 (BC_7, ra(12), bidir, X, 142, 0, Z),"&
  "144 (BC_1, *, control, 0),"&
  "145 (BC_7, ra(13), bidir, X, 144, 0, Z),"&
  "146 (BC_1, *, control, 0),"&
  "147 (BC_7, ra(14), bidir, X, 146, 0, Z),"&
  "148 (BC_1, *, control, 0),"&
  "149 (BC_7, ra(15), bidir, X, 148, 0, Z),"&
  "150 (BC_1, *, control, 0),"&
  "151 (BC_7, ra(16), bidir, X, 150, 0, Z),"&
  "152 (BC_1, *, control, 0),"&
  "153 (BC_7, rdq(6), bidir, X, 152, 0, Z),"&
  "154 (BC_1, *, control, 0),"&
  "155 (BC_7, rdq(2), bidir, X, 154, 0, Z),"&
  "156 (BC_1, *, control, 0),"&
  "157 (BC_7, rdq(8), bidir, X, 156, 0, Z),"&
  "158 (BC_1, *, control, 0),"&
  "159 (BC_7, rdq(5), bidir, X, 158, 0, Z),"&
  "160 (BC_1, *, control, 0),"&
  "161 (BC_7, rdq(4), bidir, X, 160, 0, Z),"&
  "162 (BC_1, *, control, 0),"&
  "163 (BC_7, rdq(3), bidir, X, 162, 0, Z),"&
  "164 (BC_1, *, control, 0),"&
  "165 (BC_7, rdq(7), bidir, X, 164, 0, Z),"&
  "166 (BC_1, *, control, 0),"&
  "167 (BC_7, rdq(1), bidir, X, 166, 0, Z),"&
  "168 (BC_1, *, control, 0),"&
  "169 (BC_7, rdq(0), bidir, X, 168, 0, Z)";
end CYD02S18V_256FBGA;