BSDL Files Library for JTAG
The only free public library that contains thousands of BSDL (Boundary Scan Description Language) models to use with BS/JTAG tools

ChipVORX ISP IP for Ultra Fast Flash Programming
BSDL File: CY7C1362A Download View details  


--*******************************************************************************************************
--**  Copyright (c) 2000 Cypress Semiconductor
--**  All rights reserved.
--**                            
--**  File Name:     cy7c1362a.bsdl
--**  Release:       1.0
--**  Last Updated:  February 2, 2004
--**
--**  Function:      512Kx18 Sync pipelined SRAM, BSDL file for JTAG
--**  Part #:        CY7C1362A
--**
--**  Notes:    IMPORTANT NOTE: Please be aware that the CY7C1362A device is NOT IEEE 
--**            1149.1 compliant.
--**
--**            Ref CY7C1362A  Datasheet at www.cypress.com/sram/datasheets.html
--**
--**  Queries ?: http://www.cypress.com/support/
--*******************************************************************************************************


entity CY7C1362A is
      generic (PHYSICAL_PIN_MAP : string := "TQFP");

       port  (
		A: 		in      bit_vector(0 to 18);
		ADSP_b: 	in	  bit;
		ADSC_b:	in	  bit;
		ADV_b:	in	  bit;
	      BWS_A_b: 	in      bit;
       	BWS_B_b: 	in      bit;
       	BWE_b:	in	  bit;
	 	CE_b:		in	  bit;
	  	CE2:		in	  bit;
           	CLK: 		in      bit;      
          	DQ_A:		in	  bit_vector(0 to 8);
	  	DQ_B:		in	  bit_vector(0 to 8);
	  	GW_b:		in	  bit;
          	OE_b:		in	  bit;
	  	MODE:		in	  bit;
           	TMS: 		in      bit;
           	TDI: 		in      bit;
           	TCK: 		in      bit;
           	TDO: 		out     bit;
            ZZ: 		linkage bit;    
           	VCC: 		linkage bit_vector(0 to 3);
           	VSS: 		linkage bit_vector(0 to 11);
          	VCCQ: 	linkage bit_vector(0 to 7);
            NC: 		linkage bit_vector(0 to 21)
             );

      use STD_1149_1_1994.all;

	attribute COMPONENT_CONFORMANCE of CY7C1362A : entity is "STD_1149_1_1993";

      attribute PIN_MAP of CY7C1362A : entity is PHYSICAL_PIN_MAP;

      constant  TQFP:PIN_MAP_STRING:=
	"A:		(37,36,32,33,34,35,44,45,46,47,48,49,50, " &
			"80,81,82,92,99,100), " &             -- Address
	"ADSP_b:	84, " &
	"ADSC_b:	85, " &
	"ADV_b:     83, " &
	"BWS_A_b:	93, " &
	"BWS_B_b:	94, " &           -- Byte Write              
	"BWE_b:	87, " &		-- Write Enable
	"CE_b:	98, " &
	"CE2:		97, " &
	"CLK:       89, " &   	-- Clock
	"DQ_A:	(58,59,62,63,68,69,72,73,74), " &
	"DQ_B:	(8,9,12,13,18,19,22,23,24), " &
	"GW_b:	88, " &
	"OE_b:	86, " &
	"MODE:	31, " &
	"TMS:		38, " &
	"TDI:		39, " &
	"TCK:		43, " &
	"TDO:		42, " &
	"VCC:		(15,41,65,91), " &
	"VCCQ:	(4,11,20,27,54,61,70,77), " &
	"VSS:		(5,10,17,21,26,40,55,60,67,71, " &
			 " 76,90), " &
	"ZZ:		64, " &
	"NC:		(1,2,3,6,7,14,16,25,28,29, " &
                  "30,51,52,53,56,57,66,75,78,79,95,96) ";
      attribute TAP_SCAN_IN    of TDI : signal is true;
      attribute TAP_SCAN_OUT   of TDO : signal is true;
      attribute TAP_SCAN_MODE  of TMS : signal is true;
      attribute TAP_SCAN_CLOCK of TCK : signal is (50.0e6, BOTH);

      attribute INSTRUCTION_LENGTH of CY7C1362A : entity is 3;

      attribute INSTRUCTION_OPCODE of CY7C1362A : entity is
       "EXTEST      (000)," &
       "IDCODE      (001)," &
       "SAMPLE      (010)," &           -- Sample-Z
       "SAMPLD      (100)," &           -- Sample/Preload
       "BYPASS      (111) ";

      attribute INSTRUCTION_CAPTURE of CY7C1362A: entity is "001";

      attribute IDCODE_REGISTER of CY7C1362A : entity is
       	"000"		        & -- version number
		"01010000000010110" & -- Defines depth and width
       	"00011100100"	  & -- Manufacturer identity
       	"1";			    -- ID register Presence indicator


      attribute REGISTER_ACCESS of CY7C1362A : entity is
       "BOUNDARY    (EXTEST,SAMPLE,SAMPLD)," &
       "BYPASS      (BYPASS)";

      attribute BOUNDARY_LENGTH of CY7C1362A : entity is 51;

      attribute BOUNDARY_REGISTER of CY7C1362A : entity is
        "0     (BC_4, A(18),    input,    X)," &
        "1     (BC_4, A(17),    input,    X)," &
        "2     (BC_4, A(16),    input,    X)," &
        "3     (BC_4, A(15),    input,    X)," &
        "4     (BC_4, A(14),    input,    X)," &
        "5     (BC_4, A(13),    input,    X)," &
        "6     (BC_4, A(12),    input,    X)," &
	  "7     (BC_4, DQ_A(8),  input,    X)," &
        "8     (BC_4, DQ_A(7),  input,    X)," &
        "9     (BC_4, DQ_A(6),  input,    X)," &
        "10    (BC_4, DQ_A(5),  input,    X)," &
        "11    (BC_4, *,        internal, X)," &
        "12    (BC_4, DQ_A(4),  input,    X)," &
        "13    (BC_4, DQ_A(3),  input,    X)," &
        "14    (BC_4, DQ_A(2),  input,    X)," &
        "15    (BC_4, DQ_A(1),  input, X)," &  
        "16    (BC_4, DQ_A(0),  input,    X)," &
	  "17    (BC_4, A(11),    input,    X)," &
        "18    (BC_4, A(10),    input,    X)," &
        "19    (BC_4, A(9),     input,    X)," &
        "20    (BC_4, ADV_b,    input,    X)," &
        "21    (BC_4, ADSP_b,   input,    X)," &
        "22    (BC_4, ADSC_b,   input,    X)," &
        "23    (BC_4, OE_b,     input,    X)," &
        "24    (BC_4, BWE_b,    input,    X)," &
        "25    (BC_4, GW_b,     input,    X)," &
        "26    (BC_4, CLK,      input,    X)," &
        "27    (BC_4, A(8),     input,    X)," &
        "28    (BC_4, BWS_A_b,  input,    X)," &
        "29    (BC_4, BWS_B_b,    input,    X)," &
        "30    (BC_4, CE2,      input,    X)," &
        "31    (BC_4, CE_b,     input,    X)," &
        "32    (BC_4, A(7),     input,    X)," &
        "33    (BC_4, A(6),     input,    X)," &
        "34    (BC_4, DQ_B(8),  input,    X)," &
	  "35    (BC_4, DQ_B(7),  input,	X)," &
 	  "36    (BC_4, DQ_B(6),  input,	X)," &
	  "37    (BC_4, DQ_B(5),  input,	X)," &
	  "38    (BC_4, *,	  internal,	X)," &
        "39    (BC_4, DQ_B(4),  input,    X)," &
        "40    (BC_4, DQ_B(3),  input,    X)," &
        "41    (BC_4, DQ_B(2),  input,    X)," &
        "42    (BC_4, DQ_B(1),  input,    X)," &
        "43    (BC_4, DQ_B(0),  input,    X)," &
	  "44    (BC_4, MODE,     input,    X)," &
        "45    (BC_4, A(5),     input,    X)," &
        "46    (BC_4, A(4),     input,    X)," &
        "47    (BC_4, A(3),     input,    X)," &
        "48    (BC_4, A(2),     input,    X)," &
        "49    (BC_4, A(1),     input,    X)," &
        "50    (BC_4, A(0),     input,    X)";
       	

end CY7C1362A;

This library contains 8328 BSDL files (for 6555 distinct entities) from 67 vendors
Last BSDL model (IDT89HPES4T4G2_19X19_ZC) was added on Nov 23, 2017 23:58
info@bsdl.info