BSDL Files Library for JTAG

The only free public library that contains thousands of BSDL (Boundary Scan Description Language) models to use with BScan/JTAG tools

General information

Name: LFE3_70E_XX672   ( LFE3 70E XX672 ) latest version
Vendor: Lattice Semi.
Family: ECP3 FPGA
Downloads: 0
Size: 91216 bytes
Submitted on: 28.12.2021 22:04
Submitted by: bsdlinfo
Comment:
External links: BSDL is available on 2 external website(s):
Log in to see the external links.

Parsed information

IDCODE: LSB
 
Package: fpbga672
BS Register: 1077 bits
Instruction Register: 8 bits
Instruction(s): HIHZ, ISC_ENABLE, BYPASS, ISC_PROGRAM, PRELOAD, ISC_PROGRAM_DONE, IDCODE, ISC_NOOP, CLAMP, ISC_ADDRESS_SHIFT, ISC_DISABLE, ISC_READ, ISC_PROGRAM_SECURITY, PRIVATE, SAMPLE, USERCODE, LSC_REFRESH, RESERVE, ISC_ERASE, EXTEST, ISC_PROGRAM_USERCODE, ISC_ERASE_DONE
Register(s): IDCODE, USERCODE

Syntax check

No syntax errors found